





SCLS762A - AUGUST 2019 - REVISED SEPTEMBER 2019

SN74HCS7266-Q1 Automotive Quadruple 2-Input XNOR Gates with Schmitt-Trigger Inputs

Technical

Documents

Order

Now

Features 1

- AEC-Q100 Qualified for automotive applications:
 - Device temperature grade 1: -40°C to +125°C. Τ_A
 - Device HBM ESD Classification Level 2
 - **Device CDM ESD Classification Level C6**
- Wide operating voltage range: 2 V to 6 V
- Schmitt-trigger inputs allow for slow or noisy input signals
- Low power consumption
 - Typical I_{CC} of 100 nA
 - Typical input leakage current of ±100 nA
- ±7.8-mA output drive at 5 V

Applications 2

Tools &

Software

- Detect phase differences in input signals •
- Create a selectable inverter / buffer •

2.0

Description 3

This device contains four independent 2-input XNOR Gates with Schmitt-trigger inputs. Each gate performs the Boolean function $Y = \overline{A \oplus B}$ in positive logic.

Support &

Community

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74HCS7266QDRQ1	SOIC (14)	8.70 mm × 3.90 mm
SN74HCS7266QPWRQ1	TSSOP (14)	5.00 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Low Power Supports Slow Inputs Noise Rejection Input Voltage Input Voltage Input /oltage Input Voltage Waveforms Input Voltage Time Time Standard Voltage Voltage Supply Current CMOS Input Output Output Current Current Response Waveforms Time Input Voltage Time Schmitt-trigger Voltage Voltage **CMOS** Input Supply Current Output Output Current Current Response Waveforms Time Time Input Voltage

Benefits of Schmitt-trigger Inputs

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 3
	6.1	Absolute Maximum Ratings 3
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics 4
	6.6	Switching Characteristics 5
	6.7	Typical Characteristics 5
7	Para	ameter Measurement Information 5
8	Deta	ailed Description7
	8.1	Overview 7
	8.2	Functional Block Diagram7

	8.3	Feature Description	7
	8.4	Device Functional Modes	8
9	Арр	lication and Implementation	9
	9.1	Application Information	9
	9.2	Typical Application	9
10	Pow	ver Supply Recommendations	12
11	Lay	out	12
	11.1	Layout Guidelines	12
	11.2	Layout Example	12
12	Dev	ice and Documentation Support	13
	12.1	Documentation Support	13
	12.2	Related Links	13
	12.3	Community Resources	13
	12.4	Trademarks	13
	12.5	Electrostatic Discharge Caution	13
	12.6	Glossary	13
13		hanical, Packaging, and Orderable mation	13

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Original (August 2019) to Revision A	Page
•	Added D package to Device Information table	1
•	Added D package column to Thermal Information table	4



5 Pin Configuration and Functions

	D or PW Package 14-Pin SOIC or TSSOP Top View						
1A 🗖	10	14					
1B 🗖	2	13	4B				
1Y 🖂	3	12	4A				
2Y 🗖	4	11	4Y				
2A 🗖	5	10	3Y				
2B 🗖	6	9	3B				
GND	7	8	3A				

Pin Functions

PIN		I/O	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
1A	1	Input	Channel 1, Input A			
1B	2	Input	Channel 1, Input B			
1Y	3	Output	Channel 1, Output Y			
2Y	4	Output	Channel 2, Output Y			
2A	5	Input	Channel 2, Input A			
2B	6	Input	Channel 2, Input B			
GND	7	—	Ground			
ЗA	8	Input	Channel 3, Input A			
3B	9	Input	Channel 3, Input B			
3Y	10	Output	Channel 3, Output Y			
4Y	11	Output	Channel 4, Output Y			
4A	12	Input	Channel 4, Input A			
4B	13	Input	Channel 4, Input B			
V _{CC}	14	_	Positive Supply			

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7	V
I _{IK}	Input clamp current ⁽²⁾	$V_{I} < -0.5$ V or $V_{I} > V_{CC}$ + 0.5 V		±20	mA
I _{OK}	Output clamp current ⁽²⁾	$V_{\rm I}$ < –0.5 V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5 V		±20	mA
I _O	Continuous output current	$V_{O} = 0$ to V_{CC}		±35	mA
	Continuous current through V_{CC} or GND			±70	mA
TJ	Junction temperature ⁽³⁾			150	°C
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) Guaranteed by design.

SCLS762A-AUGUST 2019-REVISED SEPTEMBER 2019

www.ti.com

STRUMENTS

EXAS

6.2 ESD Ratings

			VALUE	UNIT
N/	Human body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD Classification Level 2	±4000	V	
V _(ESD)		Charged device model (CDM), per AEC Q100- 011 CDM ESD Classification Level C6	±1500	v

(1) AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	2	5	6	V
VI	Input voltage	0		V_{CC}	V
Vo	Output voltage	0		V_{CC}	V
T _A	Ambient temperature	-40		125	°C

6.4 Thermal Information

THERMAL METRIC		SN74HCS		
		THERMAL METRIC PW (TSSOP) D (SOIC)		UNIT
		14 PINS	14 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	151.7	133.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	79.4	89.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	94.7	89.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	25.2	45.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	94.1	89.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

6.5 Electrical Characteristics

over operating free-air temperature range; typical values measured at $T_A = 25^{\circ}C$ (unless otherwise noted).

	PARAMETER	TEST CO	NDITIONS	V _{cc}	MIN	ТҮР	MAX	UNIT
				2 V	0.7		1.5	
V_{T+}	Positive switching threshold			4.5 V	1.7		3.15	V
				6 V	2.1		4.2	
				2 V	0.3		1.0	
V _{T-}	Negative switching threshold			4.5 V	0.9		2.2	V
				6 V	1.2		3.0	
				2 V	0.2		1.0	
ΔV_{T}	Hysteresis (V _{T+} - V _{T-})			4.5 V	0.4		1.4	V
				6 V	0.6		1.6	
			I _{OH} = -20 μA	2 V to 6 V	$V_{CC} - 0.1$	$V_{CC} - 0.002$		
V _{OH}		I _{OH} = -6 mA	4.5 V	4.0	4.3		V	
			I _{OH} = -7.8 mA	6 V	5.4	5.75		
			$I_{OL} = 20 \ \mu A$	2 V to 6 V		0.002	0.1	
V_{OL}	Low-level output voltage	$V_{\text{I}} = V_{\text{IH}} \text{ or } V_{\text{IL}}$	$I_{OL} = 6 \text{ mA}$	4.5 V		0.18	0.30	V
			I _{OL} = 7.8 mA	6 V		0.22	0.33	
I _I	Input leakage current	$V_I = V_{CC} \text{ or } 0$		6 V		±100	±1000	nA
I _{CC}	Supply current	$V_{I} = V_{CC} \text{ or } 0, I_{C}$	₀ = 0	6 V		0.1	2	μA
Ci	Input capacitance			2 V to 6 V			5	pF
C_{pd}	Power dissipation capacitance per gate	No load		2 V to 6 V		10		pF




6.6 Switching Characteristics

 C_L = 50 pF; over operating free-air temperature range; typical values measured at T_A = 25°C (unless otherwise noted). See Parameter Measurement Information.

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	MIN	TYP	MAX	UNIT
				2 V		14	40	
t _{pd}	Propagation delay	y A or B Y	Υ	4.5 V		6	17	ns
				6 V		5	16	
	Transition-time		Y	2 V		9	16	
tt				4.5 V		5	9	ns
				6 V		4	8	

6.7 Typical Characteristics

 $T_A = 25^{\circ}C$



7 Parameter Measurement Information


- Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z_O = 50 Ω, t_t < 2.5 ns.
- The outputs are measured one at a time, with one input transition per measurement.

SN74HCS7266-Q1 SCLS762A – AUGUST 2019 – REVISED SEPTEMBER 2019

www.ti.com

STRUMENTS

XAS



6




8 Detailed Description

8.1 Overview

This device contains four independent 2-input XNOR Gates with Schmitt-trigger inputs. Each gate performs the Boolean function $Y = \overline{A \oplus B}$ in positive logic.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Balanced CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to over-current. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

8.3.2 CMOS Schmitt-Trigger Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using ohm's law ($R = V \div I$).

The Schmitt-trigger input architecture provides hysteresis as defined by ΔV_T in the *Electrical Characteristics*, which makes this device extremely tolerant to slow or noisy inputs. While the inputs can be driven much slower than standard CMOS inputs, it is still recommended to properly terminate unused inputs. Driving the inputs slowly will also increase dynamic current consumption of the device. For additional information regarding Schmitt-trigger inputs, please see Understanding Schmitt Triggers.

8.3.3 Clamp Diode Structure

The inputs and outputs to this device have both positive and negative clamping diodes as depicted in Figure 8.

CAUTION

Voltages beyond the values specified in the Absolute Maximum Ratings table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

Feature Description (continued)




Figure 8. Electrical Placement of Clamping Diodes for Each Input and Output

8.4 Device Functional Modes

INP	UTS	OUTPUT Y				
Α	В					
L	L	Н				
L	Н	L				
н	L	L				
н	Н	н				

Table	1. Fu	nction	Table
-------	-------	--------	-------



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

In this application, a 2-input XNOR gate is used as a phase difference detector as shown in Figure 9. The remaining three gates can be used for other applications in the system, or the inputs can be grounded and the channels left unused.

The SN74HCS7266-Q1 is used to identify phase difference between a reference clock and another input clock. Whenever the clock states are different, the XNOR output will pulse LOW until the clocks return to the same state. The output is fed into a low-pass filter to obtain a DC representation of the phase difference.

Typically, clock signals have fast transition rates, but additional filtering can be added to the clock signals which can lead to slower transitions rates. This makes the SN74HCS7266-Q1 ideal for the application because it has Schmitt-trigger inputs that do not have input transition rate requirements.

9.2 Typical Application




Figure 9. Typical application block diagram

9.2.1 Design Requirements

- All signals in the system operate at 5 V
- The XNOR outputs LOW if any of these conditions apply:
 - Input clock is in a HIGH state while the reference clock is in a LOW state
 - Input clock is in a LOW state while the reference clock is in a HIGH state

9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics*.

The supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74HCS7266-Q1 plus the maximum supply current, I_{CC} , listed in the *Electrical Characteristics*. The logic device can only source or sink as much current as it is provided at the supply and ground pins, respectively. Be sure not to exceed the maximum total current through GND or V_{CC} listed in the *Absolute Maximum Ratings*.

The SN74HCS7266-Q1 can drive a load with a total capacitance less than or equal to 50 pF connected to a high-impedance CMOS input while still meeting all of the datasheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed 70 pF.

Total power consumption can be calculated using the information provided in CMOS Power Consumption and C_{pd} Calculation.

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.



Typical Application (continued)

CAUTION

The maximum junction temperature, $T_J(max)$ listed in the *Absolute Maximum Ratings*, is an *additional limitation* to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

9.2.1.2 Input Considerations

Input signals must cross $V_{t-}(min)$ to be considered a logic LOW, and $V_{t+}(max)$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the SN74HCS7266-Q1, as specified in the *Electrical Characteristics*, and the desired input transition rate. A 10-k Ω resistor value is often used due to these factors.

The SN74HCS7266-Q1 has no input signal transition rate requirements because it has Schmitt-trigger inputs.

Another benefit to having Schmitt-trigger inputs is the ability to reject noise. Noise with a large enough amplitude can still cause issues. To know how much noise is too much, please refer to the $\Delta V_T(min)$ in the *Electrical Characteristics*. This hysteresis value will provide the peak-to-peak limit.

Unlike what happens with standard CMOS inputs, Schmitt-trigger inputs can be held at any valid value without causing huge increases in power consumption. The typical additional current caused by holding an input at a value other than V_{CC} or ground is plotted in the *Typical Characteristics*.

Refer to the *Feature Description* for additional information regarding the inputs for this device.

9.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. Similarly, the ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*. The plots in and provide a typical relationship between output voltage and current for this device.

Unused outputs can be left floating.

Refer to *Feature Description* for additional information regarding the outputs for this device.

9.2.2 Detailed Design Procedure

- 1. Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout*.
- 2. Ensure the capacitive load at the output is ≤ 70 pF. This is not a hard limit, however it will ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74HCS7266-Q1 to the receiving device.
- Ensure the resistive load at the output is larger than (V_{CC} / 25 mA) Ω. This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in megaohms; much larger than the minimum calculated above.
- 4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation



Typical Application (continued)

9.2.3 Application Curves




Figure 10. Application timing diagram



10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in *Figure 11*.

11 Layout

11.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or VCC, whichever makes more sense for the logic function or is more convenient.

11.2 Layout Example




Figure 11. Example layout for the SN74HCS7266-Q1



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- HCMOS Design Considerations
- CMOS Power Consumption and CPD Calculation
- Designing with Logic

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

12.3 Community Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74HCS7266QDRQ1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HCS7266Q	Samples
SN74HCS7266QPWRQ1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HC7266Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020

OTHER QUALIFIED VERSIONS OF SN74HCS7266-Q1 :

Catalog: SN74HCS7266

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HCS7266QDRQ1	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HCS7266QPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HCS7266QDRQ1	SOIC	D	14	2500	356.0	356.0	35.0
SN74HCS7266QPWRQ1	TSSOP	PW	14	2000	356.0	356.0	35.0

D0014A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



D0014A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0014A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW0014A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0014A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0014A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated