- Ultra-Fast Operation . . . 10 ns (typ)
- Low Positive Supply Current 12.7 mA (Typ)
- Operates From a Single 5-V Supply or From a Split ±5-V Supply
- Complementary Outputs
- Input Common-Mode Voltage Includes Negative Rail
- Low Offset Voltage
- No Minimum Slew Rate Requirement
- Output Latch Capability
- Functional Replacement to the LT1116

description

The TL3116 is an ultra-fast comparator designed to interface directly to TTL logic while operating from either a single 5-V power supply or dual ±5-V supplies. The input common-mode voltage extends to the negative rail for ground sensing applications. It features extremely tight offset voltage and high gain for precision applications. It has complementary outputs that can be latched using the LATCH ENABLE terminal. Figure 1 shows the positive supply current of the comparator. The TL3116 only requires 12.7 mA (typical) to achieve a propagation delay of 10 ns.


The TL3116 is a pin-for-pin functional replacement for the LT1116 comparator, offering high-speed operation but consuming much less power.

AVAILABLE OPTIONS


	PACKAGED	0.115			
TA	SMALL OUTLINE† (D)	OUTLINET SSOP FOR			
0°C to 70°C	TL3116CD	TL3116CPWLE	TL3116Y		
-40°C to 85°C	TL3116ID	TL3116IPWLE	_		

[†]The PW packages are available left-ended taped and reeled only.


D AND PW PACKAGE (TOP VIEW)



symbol (each comparator)



POSITIVE SUPPLY CURRENT VS






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



[‡] Chip forms are tested at $T_A = 25$ °C only.

TL3116Y chip information

This chip, when properly assembled, displays characteristics similar to the TL3116C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



COMPONENT COUNT							
Bipolars	53						
MOSFETs	49						
Resistors	46						
Capacitors	14						



TL3116, TL3116Y ULTRA-FAST LOW-POWER PRECISION COMPARATORS

SLCS132C - MARCH 1997 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	
Differential input voltage, V _{ID} (see Note 2)	
Input voltage range, V ₁	
Input voltage, V _I (LATCH ENABLE)	
Output current, I _O	
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	–40°C to 85°C
Storage temperature range, T _{stq}	– 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

2. Differential voltages are at IN+ with respect to IN -.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW
PW	525 mW	4.2 mW/°C	336 mW



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

TL3116, TL3116Y ULTRA-FAST LOW-POWER PRECISION COMPARATORS

SLCS132C - MARCH 1997 - REVISED MAY 1997

electrical characteristics at specified operating free-air temperature, V_{DD} = ± 5 V, V_{LE} = 0 (unless otherwise noted)

242445752	TEGT COMPLETIONS.		TL3116C			LINUT		
PARAMETER	TEST CONDITIONS!	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
lanut effect veltere	T _A = 25°C		0.5	3		0.5	3	\/
input offset voltage	T _A = full range			3.5			3.5	mV
Temperature coefficient of input offset voltage			-2.5			-2.8		μV/°C
	T _A = 25°C		0.1	0.2		0.1	0.2	
Input offset current	T _A = full range			0.3			0.35	μΑ
	T _A = 25°C		0.7	1.1		0.7	1.1	
Input bias current	T _A = full range			1.2			1.5	μΑ
Common-mode input	V _{DD} = ±5 V	-5		2.5	-5		2.5	
voltage range	V _{DD} = 5 V	0		2.5	0		2.5	V
Common-mode rejection ratio	-5 ≤ V _{IC} ≤ 2.5 V	75	100		75	100		dB
Supply-voltage rejection k _{SVR} ratio	Positive supply: $4.6 \text{ V} \le +\text{V}_{DD} \le 5.4 \text{ V}$, $T_A = 25^{\circ}\text{C}$	60	80		60	80		
	Negative supply: $-7 \text{ V} \le -\text{V}_{DD} \le -2 \text{ V}$, $T_A = 25^{\circ}\text{C}$	80	100		80	100		dB
Landard advisor	$I_{(sink)} = 4 \text{ mA}, V+ \leq 4.6 \text{ V},$ $T_A = 25^{\circ}\text{C}$		400	600		400	600	
Low-level output voltage	$I_{(sink)}$ = 10 mA, V+ \leq 4.6 V, T_A = 25°C		750			750		mV
I Park I south out out on the con-	$V+ \leq 4.6 \text{ V}, \\ T_A = 25^{\circ}\text{C}$ $I_O = 1 \text{ mA},$	3.6	3.9		3.6	3.9		.,
High-level output voltage	$V+ \leq 4.6 \ V, \\ T_{\mbox{\scriptsize A}} = 25 \mbox{\rm °C} \label{eq:total one of the constraint}$	3.4	3.8		3.4	3.8		V
Positive supply current	T. Gilliana and		12.7	14.7		12.7	15	4
Negative supply current	I _A = full range	-2.6			-3			mA
Low-level input voltage (LATCH ENABLE)				0.8			0.8	٧
High-level input voltage (LATCH ENABLE)		2			2			V
Low-level input current	V _{LE} = 0		0	1		0	1	μΑ
(LATCH ENABLE)	V _{LE} = 2 V		24	39		24	45	μΑ
	of input offset voltage Input offset current Input bias current Common-mode input voltage range Common-mode rejection ratio Supply-voltage rejection ratio Low-level output voltage Positive supply current Negative supply current Low-level input voltage (LATCH ENABLE) High-level input current	$ \begin{array}{c} \text{Input offset voltage} & \begin{array}{c} T_{A} = 25^{\circ}\text{C} \\ \hline T_{A} = \text{full range} \end{array} \\ \hline \text{Temperature coefficient of input offset voltage} \\ \hline \text{Input offset current} & \begin{array}{c} T_{A} = 25^{\circ}\text{C} \\ \hline T_{A} = \text{full range} \end{array} \\ \hline \text{Input offset current} & \begin{array}{c} T_{A} = 25^{\circ}\text{C} \\ \hline T_{A} = \text{full range} \end{array} \\ \hline \text{Input bias current} & \begin{array}{c} T_{A} = 25^{\circ}\text{C} \\ \hline T_{A} = \text{full range} \end{array} \\ \hline \text{Common-mode input voltage range} & \begin{array}{c} V_{DD} = \pm 5 \text{ V} \\ V_{DD} = 5 \text{ V} \end{array} \\ \hline \text{Common-mode rejection ratio} & \begin{array}{c} -5 \leq \text{V}_{ C} \leq 2.5 \text{ V} \end{array} \\ \hline \text{Supply-voltage rejection ratio} & \begin{array}{c} P_{\text{Ositive supply: } 4.6 \text{ V} \leq +\text{V}_{DD} \leq 5.4 \text{ V},} \\ T_{A} = 25^{\circ}\text{C} \\ \hline \text{Negative supply: } -7 \text{ V} \leq -\text{V}_{DD} \leq -2 \text{ V},} \\ T_{A} = 25^{\circ}\text{C} \\ \hline \text{I(sink) = 10 mA,} & \text{V+} \leq 4.6 \text{ V},} \\ T_{A} = 25^{\circ}\text{C} \\ \hline \text{I(sink) = 10 mA,} & \text{V+} \leq 4.6 \text{ V},} \\ T_{A} = 25^{\circ}\text{C} \\ \hline \end{array} \\ \hline \text{Positive supply current} \\ \hline \text{Negative supply current} \\ \hline \text{Negative supply current} \\ \hline \text{Low-level input voltage} \\ \hline \text{I(ATCH ENABLE)} \\ \hline \text{Low-level input current} \\ \hline \text{Low-level input current} \\ \hline \text{Low-level input current} \\ \hline \end{array} \\ \hline \text{VLE = 0} \\ \hline \end{array}$	$ \begin{array}{c} \text{Input offset voltage} \\ \text{Ta} = 25^{\circ}\text{C} \\ \hline T_{A} = \text{full range} \\ \\ \text{Input offset current} \\ \\ \text{Input offset current} \\ \\ \text{Input offset current} \\ \\ \text{Input bias current} \\ \\ \text{Input bias current} \\ \\ \text{Input bias current} \\ \\ \text{Ta} = 25^{\circ}\text{C} \\ \hline T_{A} = \text{full range} \\ \\ \text{Ta} = 25^{\circ}\text{C} \\ \hline T_{A} = \text{full range} \\ \\ \text{Common-mode input voltage range} \\ \\ \text{Common-mode rejection ratio} \\ \\ \text{Common-mode rejection ratio} \\ \\ \text{Supply-voltage rejection ratio} \\ \\ \text{Supply-voltage rejection ratio} \\ \\ \text{Dositive supply: } -5 \leq V_{IC} \leq 2.5 \text{ V} \\ \\ \text{Ta} = 25^{\circ}\text{C} \\ \\ \text{Negative supply: } -7 \text{ V} \leq -V_{DD} \leq -2 \text{ V}, \\ \\ \text{Ta} = 25^{\circ}\text{C} \\ \\ \text{I(sink)} = 4 \text{ mA}, \\ \\ \\ \text{Ta} = 25^{\circ}\text{C} \\ \\ \text{I(sink)} = 10 \text{ mA}, \\ \\ \\ \text{Ta} = 25^{\circ}\text{C} \\ \\ \text{V+} \leq 4.6 \text{ V}, \\ \\ \\ \\ \text{Ta} = 25^{\circ}\text{C} \\ \\ \text{V+} \leq 4.6 \text{ V}, \\ \\ \\ \\ \text{Ta} = 25^{\circ}\text{C} \\ \\ \text{V+} \leq 4.6 \text{ V}, \\ \\ \\ \\ \\ \text{Ta} = 25^{\circ}\text{C} \\ \\ \text{V} \leq 4.6 \text{ V}, \\ \\ \\ \\ \\ \text{Ta} = 25^{\circ}\text{C} \\ \\ \text{V} \leq 4.6 \text{ V}, \\ \\ \\ \\ \\ \\ \text{Ta} = 25^{\circ}\text{C} \\ \\ \text{V} \leq 4.6 \text{ V}, \\ \\ \\ \\ \\ \\ \text{Ta} = 25^{\circ}\text{C} \\ \\ \text{V} \leq 4.6 \text{ V}, \\ \\ \\ \\ \\ \\ \\ \\ \\ \text{Ta} = 25^{\circ}\text{C} \\ \\ \text{V} \leq 4.6 \text{ V}, \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$

[†] Full range for the TL3116C is $T_A = 0^{\circ}$ C to 70° C. Full range for the TL3116I is $T_A = -40^{\circ}$ C to 85° C. ‡ All typical values are measures with $T_A = 25^{\circ}$ C.

switching characteristics, $V_{DD} = \pm 5 \text{ V}$, $V_{LE} = 0$

DADAMETED		TEST 601	TL3116C			TL3116I			UNIT	
	PARAMETER	TEST CON	MIN	TYP	MAX	MIN	TYP	MAX	UNII	
	$\Delta V_{\parallel} = 100 \text{ mV},$	T _A = 25°C		9.9	12		9.9	12		
	Description delegates	$V_{OD} = 5 \text{ mV}$	T _A = full range		9.9	14		9.9	15	
^t pd1	Propagation delay time‡	$\Delta V_{I} = 100 \text{ mV},$	T _A = 25°C		8.2	10.3		8.2	10.3	ns
		$V_{OD} = 20 \text{ mV}$	T _A = full range		8.2	12.7		8.2	13.7	
t _{sk(p)}	Pulse skew ($ t_{pd+} - t_{pd-} $)	$\Delta V_I = 100 \text{ mV},$ $T_A = 25^{\circ}\text{C}$	$V_{OD} = 5 \text{ mV},$		0.5			0.5		ns
t _{su}	Setup time, LATCH ENABLE				3.4			3.4		ns

[†] Full range for the TL3116C is 0°C to 70°C. Full range for the TL3116I is –40°C to 85°C.

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
		vs Input voltage	2
ICC	Positive supply current	vs Frequency	3
		vs Free-air temperature	4
ICC	Negative supply current	vs Free-air temperature	5
		vs Overdrive voltage	6
	Propagation delay time	vs Supply voltage	7
tpd		vs Input impedance	8
l [*]		vs Load capacitance	9
F		vs Free-air temperature	10
V _{IC}	Common-mode input voltage	vs Free-air temperature	11
\vee_{IT}	Input threshold voltage (LATCH ENABLE)	vs Free-air temperature	12
.,	0	vs Output source current	13
VO	Output voltage	vs Output sink current	14
II	Input current (LATCH ENABLE)	vs Input voltage	15

[‡] t_{pd1} cannot be measured in automatic handling equipment with low values of overdrive. The TL3116 is 100% tested with a 1-V step and 500-mV overdrive at T_A = 25°C only. Correlation tests have shown that t_{pd1} limits given can be ensured with this test, if additional dc tests are performed to ensure that all internal bias conditions are correct. For low overdrive conditions, V_{OS} is added to the overdrive.

20

18

16

14

12

10

8

2


0


ICC - Positive Supply Current - mA

TYPICAL CHARACTERISTICS


8


POSITIVE SUPPLY CURRENT INPUT VOLTAGE $V_{CC} = \pm 5 V$ T_A = 25°C T_A = 85°C T_A = 25°C $T_A = -40^{\circ}C$





V_I - Input Voltage - V





TYPICAL CHARACTERISTICS







Figure 9

Figure 8


TYPICAL CHARACTERISTICS


PROPAGATION DELAY TIME FREE-AIR TEMPERATURE 25 $V_{CC} = \pm 5 V$ tpd - Propagation Delay Time - ns 20 15 Rising Edge 10 **Falling Edge** 5 75 100 125 - 50 - 25 50 T_A - Free-Air Temperature - °C




INPUT THRESHOLD VOLTAGE (LATCH ENABLE)


Figure 10





TYPICAL CHARACTERISTICS





www.ti.com 18-Sep-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL3116CD	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	0 to 70	3116C	
TL3116CDR	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	0 to 70	3116C	
TL3116CPWR	OBSOLETE	TSSOP	PW	8		TBD	Call TI	Call TI	0 to 70	T3116	
TL3116ID	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	31161	
TL3116IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	3116l	Samples
TL3116IPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	Z3116	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

www.ti.com 18-Sep-2024

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL3116IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL3116IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1



www.ti.com 25-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	ge Drawing Pins SPQ Length (mm) Width (mm		Width (mm)	Height (mm)	
TL3116IDR	SOIC	D	8	2500	350.0	350.0	43.0
TL3116IPWR	TSSOP	PW	8	2000	356.0	356.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated