


TMP118 Ultra-small, High-Accuracy, Low-power, Digital Temperature Sensor With SMBus™- and I²C-compatible Interface

1 Features

- Ultra-small, ultra-thin PicoStar™ package:
 - Size: 0.55 × 0.61 × 0.24mm
 - Small thermal mass: 0.14mJ/°C
- TMP118 high-accuracy temperature sensor:
 - ±0.05°C (typical) from 0°C to 50°C
 - ±0.1°C (maximum) from 0°C to 50°C
 - ±0.2 °C (maximum) from –20°C to 85°C
 - ±0.4 °C (maximum) from –40°C to 125°C
- Low power consumption:
 - 55µA active current
 - 80nA shutdown current
 - 1.4µA average current, 1Hz conversion cycle
- Supply range: 1.4V to 5.5V
- 1.2V logic compatible (independent of supply)
- 3 averaging options to reduce measurement noise
- 16-bit resolution: 0.0078125°C (LSB)
- I²C and SMBus compatible
- I3C Mixed Bus co-existence capable
- Programmable temperature alert limits
- NIST traceability with unique device IDs

2 Applications

- **Mobile Phones**
- **Smartwatch**
- **Smart Trackers**
- **Tablets**
- **Medical Sensor Patches**



TMP118 Temperature Accuracy (1.8V supply)

3 Description

The TMP118 is the industry smallest temperature sensor in an industry leading 0.55mm × 0.61mm × 0.24mm PICOSTAR package. The TMP118 provides a 16-bit temperature result with a resolution of 0.0078125°C and an accuracy of up to ±0.1°C across the temperature range of 0°C to 50°C with no additional calibration. The device is designed to help meet the system level ASTM E1112 and ISO 80601 accuracy requirements for electronic patient thermometers.

The TMP118 is designed to operate from a supply voltage as low as 1.4V, with a low average and shutdown current of 1.4µA (at 1Hz, no averaging) and 80nA, respectively, allowing for an on-demand temperature conversion to maximize battery life. The TMP118 has an interface that is I²C- and SMBuscompatible and has programmable alert functionality. Logic level as low as 1V can be supported regardless of the main supply rail, enabling interoperability with a low voltage 1.2V controller without an additional voltage level shifter.

The device offers unique IDs for improved traceability. The TMP118 units are 100% tested on a production setup that is NIST traceable and verified with equipment that is calibrated to ISO/IEC 17025 accredited standards.

Package Information

PART NUMBER ⁽¹⁾	PACKAGE	PACKAGE SIZE ⁽²⁾
TMP118		0.55mm × 0.61mm × 0.24mm

- For more information, see Section 12.
- The package size (length × width) is a nominal value and includes pins, where applicable.




Figure 3-1. Simplified Schematic



Table of Contents

1 Features
4 Device Comparison3
5 Pin Configuration and Functions4
6 Specifications5
6.1 Absolute Maximum Ratings5
6.2 ESD Ratings5
6.3 Recommended Operating Conditions5
6.4 Thermal Information5
6.5 Electrical Characteristics6
6.6 Two-Wire Interface Timing7
6.7 Timing Diagram8
6.8 Typical Characteristics8
7 Detailed Description13
7.1 Overview13
7.2 Functional Block Diagrams13
7.3 Feature Description14
7.4 Device Functional Modes18
7.5 Programming
8 Register Map25
8.1 Temp_Result Register (address = 00h) [reset =
0000h]25
8.2 Configuration Register (address = 01h) [reset =
60B0h]26
8.3 TLow Limit Register (address = 02h) [reset =
2580h]27

	8.4 High_Limit Register (address = U3n) [reset =	07
	2800h]	21
	8.5 Device ID Register (Address = 0Bh) [reset =	20
	118xh]	.28
	8.6 Unique_ID0 Register (Address = 0Ch) [reset =	28
	xxxxh]	28
	8.7 Unique_ID1 Register (Address = 0Dh) [reset =	29
	xxxxh]	29
		20
_	xxxxh]	
9	Application and Implementation	
	9.1 Application Information	
	9.2 Typical Application	
	9.3 Power Supply Recommendations	
	9.4 Layout	31
1	0 Device and Documentation Support	.33
	10.1 Documentation Support	33
	10.2 Receiving Notification of Documentation Updates.	.33
	10.3 Support Resources	
	10.4 Trademarks	.33
	10.5 Electrostatic Discharge Caution	.33
	10.6 Glossary	
1	1 Revision History	
	2 Mechanical, Packaging, and Orderable	
	Information	33



4 Device Comparison

Table 4-1. Device Address Options

	7-BIT I ² C TARG	7-BIT I ² C TARGET ADDRESS				
DEVICE	HEX	BINARY				
TMP118A/ TMP118MA	0x48	1001000'b				
TMP118B/ TMP118MB	0x49	1001001'b				
TMP118C/ TMP118MC	0x4A	1001010'b				
TMP118D/ TMP118MC	0x4B	1001011'b				

Table 4-2. Device Options

Table 4-2. Device Options										
Feat	ture	TMP113	TMP114	TMP117	TMP117M	TMP117N	TMP118	TMP118M	TMP119	
V _{DD}	(V)	1.4 - 5.5	1.08 - 1.98	1.7 - 5.5	1.7 - 5.5	1.7 - 5.5	1.4 - 5.5	1.4 - 5.5	1.7 - 5.5	
			С	urrent Consi	umption (25°C	;)				
I _{AVG} @ 1	lHz (μA)	1.4	0.63	3.5	3.5	3.5	1.4	1.4	3.5	
I _{Q_ACTI}	_{VE} (μ A)	55	68	135	135	135	55	55	135	
I _{SB} ((μΑ)	0.85	0.26	1.25	1.25	1.25	0.75	0.75	1.25	
I _{SD} ((μΑ)	0.07	0.16	0.25	0.25	0.25	0.08	0.08	0.25	
				Accı	ıracy					
000 4 - 4500	(typ)	0.1	0.1	0.05	0.05	0.1	0.05	0.05	0.03	
0°C to 45°C	(max)	0.3	0.2	0.1	0.1	0.2	0.1	0.1	0.08	
-55°C	(max)	-	-	0.25	-	0.3	-	-	0.15	
-40°C	(max)	0.75	0.5	0.15	-	0.2	0.5	-	0.11	
-20°C	(max)	0.5	0.5	0.1	-	0.2	0.2	-	0.09	
-10°C	(max)	0.5	0.3	0.1	-	0.2	0.2	-	0.09	
0°C (max)	0.3	0.3	0.1	0.15	0.2	0.1	0.2	0.08	
20°C	(max)	0.3	0.2	0.1	0.1	0.2	0.1	0.1	0.08	
45°C	(max)	0.3	0.2	0.1	0.1	0.2	0.1	0.1	0.08	
60°C	(max)	0.3	0.3	0.15	0.15	0.2	0.2	0.2	0.09	
85°C	(max)	0.5	0.5	0.2	0.2	0.2	0.2	0.2	0.15	
100°C	(max)	0.75	0.5	0.2	-	0.2	0.5	-	0.15	
125°C	(max)	0.75	0.5	0.25	-	0.25	0.5	-	0.2	
150°C	(max)	-	-	0.3	-	0.3	-	-	0.2	
				Pack	aging					
Dimensions [mm × mm × mm]		BGA: 1.49 × 0.95 × 0.531	PICOSTAR: 0.76 × 0.76 × 0.15		BGA: 1.49 × 0.95 × 0.531 PICOSTAR: 0.61 × 0.24			BGA: 1.49 × 0.95 × 0.525		
				Feat	ures					
I ² C Add	Iresses	ADD0 Pin (4)	Factory Set (4)		ADD0 Pin (4)		Factory	/ Set (4)	ADD0 Pin (4)	
NIST Tra	aceable	Yes	No	Yes	Yes	Yes	Yes	Yes	Yes	



5 Pin Configuration and Functions




Figure 5-1. YMS Package, 4-Pin PICOSTAR (Top View)

Table 5-1. Pin Functions

	PIN		DECODINE
NAME	PICOSTAR-4	TYPE ⁽¹⁾	DESCRIPTION
VDD	A1	I	Supply voltage
SDA	B1	I/O	Serial data input and open-drain output. Requires a pullup resistor.
GND	A2	-	Ground
SCL	B2	I	Serial Clock

(1) I = Input; O = Output, I/O = Input or Output



6 Specifications

6.1 Absolute Maximum Ratings

Over free-air temperature range unless otherwise noted⁽¹⁾

	3			
		MIN	MAX	UNIT
Supply voltage	V+	-0.3	6	V
Input/Output Voltage	SCL, SDA	-0.3	6	V
Operating temperature,	T _A	-40	125	°C
Storage temperature, T	stg	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Liectiostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM MAX	UNIT
V _{DD}	Supply voltage	1.4	5.5	٧
V _{I/O}	SCL, SDA	1.08	5.5	٧
I _{OL}	Output current	0	2	mA
T _A	Operating free-air temperature	-40	125	°C

6.4 Thermal Information

		TMP118	
	THERMAL METRIC ⁽¹⁾	YMS (PICOSTAR-4)	Unit
		4 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	218.7	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	2.7	°C/W
R _{θJB}	Junction-to-board thermal resistance	68.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	68.1	°C/W
M _T	Thermal mass	0.14	mJ/°C

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note, SPRA953.



6.5 Electrical Characteristics

Over free-air temperature range and V_{DD} = 1.4V to 5.5V for T_A = -40°C to 125°C (unless otherwise noted); Typical specifications are at T_A = 25°C and V_{DD} = 1.8V (unless otherwise noted)

Specifica	PARAMETEI		D = 1.8V (unless otherw TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
TEMPER	RATURE TO DIGIT	AL CONVERTE						
			8x averaging	0°C to 50°C	-0.1	±0.05	0.1	
		TMP118	1-Hz conversion cycle, serial bus idle, V _{DD} = 1.62V to 3.6V ⁽¹⁾	-20°C to 85°C	-0.2		0.2	
T _{ERR}	Temperature accuracy		8x averaging 1-Hz conversion cycle, serial bus idle, V _{DD} = 1.4V to 5.5V	–40°C to 125°C	-0.4		0.4	°C
			8x averaging	10°C to 50°C	-0.1		0.1	
		TMP118M	1-Hz conversion cycle, serial bus idle, V _{DD} = 1.62V to 3.6V ⁽¹⁾	0°C to 85°C	-0.2		0.2	
PSR _{DC}	DC power supply	sensitivity	1.62V to 5.5V			17		m°C/V
T _{RES}	Temperature resol	lution (LSB)				7.8125		m°C
т	Repeatability ⁽²⁾		8x averaging			±1		LSB
REPEAT	Repeatability		No averaging			±2		LGD
T_{LTD}	Long-term stability	and drift	3000 hours at 125°C, V _D	_{DD} = 5.5V		0.024		°C
T _{HYS}	Temperature cycling and hysteresis ⁽³⁾		8 averages			±2		LSB
t	Response time (stirred liquid)		τ = 63% for step response from 25 °C to	Single layer Flex PCB 0.13 mm thickness		0.11		s
t _{LIQUID}	Nesponse une (si	iirea iiqaia)	75 °C	Single layer FR4 PCB 1.575 mm thickness		1.4		s
t_{CONV}	Conversion time		One-shot mode			11.1		ms
T_{GAIN}	Gain error		Temp Error Drift over 10 sweep; Normalized at 35	°C to 50 °C; Continuous 5 °C	-0.4		0.4	%
DIGITAL	INPUT/OUTPUT							
C _{IN}	Input capacitance		f = 100kHz			3		pF
V_{IH}	Input logic high lev	vel			1			V
V_{IL}	Input logic low lev	el					0.4	V
I _{IN}	Input leakage cur	rent			-0.1		0.1	μΑ
V_{OL}	SDA output logic I	ow level	$I_{OL} = -2 \text{ mA}$				0.25	V
POWER	SUPPLY							
I _{DD_ACTI} VE	Supply current dur conversion	ring active	Active conversion, serial	bus idle		55	95	μΑ
			Continous conversion	Serial bus idle, no averaging		1.4	4	
I _{DD_AVG}	Average current c	onsumption	mode 1 Hz conversion	Serial bus idle, 8x averaging		4.8	12	μΑ
			frequency	SCL frequency = 400kHz, no averaging ⁽⁵⁾		5.3		
I _{DD_SB}	Standby current ⁽⁴⁾		Continous conversion m	ode, serial bus idle		0.75	3	μΑ
				25 °C		0.08	0.25	
I_{DD_SD}	Shutdown current		Serial bus idle	0 °C to 55 °C		0.11	0.3	μΑ
				–40 °C to 125 °C			1.5	
V_{POR}	Power-on reset th	reshold voltage	Supply voltage rising		1.07			V
V_{BOR}	Brownout detect		Supply voltage falling				0.9	V



Over free-air temperature range and V_{DD} = 1.4V to 5.5V for T_A = -40°C to 125°C (unless otherwise noted); Typical specifications are at T_A = 25°C and V_{DD} = 1.8V (unless otherwise noted)

	PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT
t _{INIT}	Initialization time after power-on reset ⁽⁶⁾			1		ms
t _{RESET}	Reset Time ⁽⁷⁾	General Call Reset		0.1		ms

- (1) For V_{DD} above 3.6V, refer to the PSR_{DC} specification to calculate the accuracy shift as a result of the power supply variation
- (2) Repeatability is the ability to reproduce a reading when the measured temperature is applied consecutively, under the same conditions.
- (3) Hysteresis is defined as the ability to reproduce a temperature reading as the temperature varies from room → hot →room→cold→room. The temperatures used for this test are -40°C, 25°C, and 125°C.
- (4) Quiescent current between conversions
- (5) For best temperature measurement accuracy, it is recommended to avoid any serial bus traffice during active temperature conversion
- (6) From device power-on reset to start of temperature conversion
- (7) From General Call Reset command received to start of temperature conversion

6.6 Two-Wire Interface Timing

Over free-air temperature range and V_{DD} = 1.4V to 5.5V for T_A = -40 °C to 125 °C (unless otherwise noted)

		STA	NDARD	FAS	T-MODE	FAST-M	ODE PLUS	LINUT
			Max	Min	Max	Min	Max	UNIT
f _(SCL)	SCL operating frequency	1	100	100	400	400	1000	kHz
t _(BUF)	Bus-free time between STOP and START conditions	4.7		1.3		0.5		μs
t _(SUSTA)	Repeated START condition setup time	4.7		0.6		0.26		μs
t _(HDSTA)	Hold time after repeated START condition. After this period, the first clock is generated.	4.0		0.6		0.26		μs
t _(SUSTO)	STOP condition setup time	4.0		0.6		0.26		μs
t _(HDDAT)	Data hold time ⁽¹⁾	0	900	0	900	0	150	ns
t _(SUDAT)	Data setup time	250		100		50		ns
t _(LOW)	SCL clock low period	4.7		1.3		0.5		μs
t _(HIGH)	SCL clock high period	4.0		0.6		0.26		μs
t _(VDAT)	Data valid time (data response time) ⁽²⁾		3.45		0.9		0.45	μs
t _R	SDA, SCL rise time		1000	20	300		120	ns
t _F	SDA, SCL fall time		300		300		120	ns
t _{timeout}	Timeout	30		30		30		ms
t _{LPF}	Glitch suppression filter	50		50		50		ns

- (1) The maximum $t_{(HDDAT)}$ could be 0.9 μ s for Fast-Mode, and is less than the maximum $t_{(VDAT)}$ by a transition time.
- (2) t_(VDAT) = time for data signal from SCL "LOW" to SDA output ("HIGH" to "LOW", depending on which is worse).



6.7 Timing Diagram






Figure 6-1. Two-Wire Interface Timing Diagram


6.8 Typical Characteristics













at T_A = 25°C, V+ = 1.8V (unless otherwise noted)




Figure 6-18. Shutdown Current vs Temperature






Figure 6-20. Temperature Measurement Response Time







shot conversions (10.5Hz), IAVG= 49µA, Still Air

Figure 6-22. Worse Case Temperature Error From Self-heating (8x Back-to-back Averaging)





Figure 6-19. Shutdown Current vs Bus Frequency



Single layer flex-PCB (0.13mm thickness), $V_{BUS} = V_{DD}$, continuing one-shot conversions (10.5Hz), I_{AVG}= 49µA, Still

Figure 6-21. Worst Case Temperature Error From Self-heating (8x Back-to-back Averaging)





Figure 6-23. SDA Output Voltage vs Load Current







7 Detailed Description

7.1 Overview

The TMP118 is a digital output temperature sensor designed for high-accuracy, space constrained applications that comes factory calibrated for accuracy. The device features a two-wire, SMBus and I^2C compatible interface with two modes of operation: continuous conversion mode and one-shot conversion mode. The TMP118 also includes an alert status flag with individual high and low thresholds registers. The device is specified over an ambient air operating temperature range of $-40~^{\circ}C$ to $125~^{\circ}C$. Figure 7-1 shows a block diagram of the device.

7.2 Functional Block Diagrams




Figure 7-1. Internal Block Diagram



7.3 Feature Description

7.3.1 Digital Temperature Output

The Temp Result registers use a 16-bit format. Temperature data is represented by a 16-bit 2's complement word with a Least Significant Bit (LSB) equal to 0.0078125°C. The fractional values are included in the temperature readings, which can be denoted using Q notation, a simple way to represent the length of the fractional portion of the value. 2's Compliment is employed to describe negative temperatures. C code can easily convert the 2's Compliment data when the data is typecast into the correct signed data type. For more details on using Q notation to decode digital temperature data, refer to How to Read and Interpret Digital Temperature Sensor Output Data (SBAA588).

Note following power-up or reset, the temperature register reads 0°C until the first conversion is complete. Also note the decoding scheme allows temperature measurement beyond the recommended operating temperature range of -40°C to 125°C, but the device performance is not guaranteed beyond this range.

Table 7-1. Encoding Parameters

Parameter	Value
Bits	16
Q	7
Resolution	0.0078125
Range (+)	255.9921875
Range (-)	-256
25°C	0xC80

Table 7-2.	16-Bit Q	Notation	Bit Weights
------------	----------	----------	--------------------

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Sign	128	64	32	16	8	4	2	1	0.5	0.25	0.125	0.0625	0.0312 5	0.0156 25	0.0078 125
-256	128	64	32	16	8	4	2	1	1/2	1/4	1/8	1/16	1/32	1/64	1/128
-28	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	20	2-1	2-2	2-3	2-4	2-5	2-6	2-7

```
C Code Examples:
/* 16-bit format will have O bits discarded by right shift
q7 is 0.0078125 resolution
the following bytes represent 24.5C */
uint8_t byte1 = 0xC
uint8_t byte2 = 0x40:
float f = ((int8_t) byte1 << 8 | byte2) * 0.0078125f;
int mC = ((int8_t) byte1 << 8 | byte2) * 1000 >> 7;
int C = ((int8_t) byte1 << 8 | byte2) >> 7;
```

Table 7-3 shows some example temperatures and the converted register values in binary and hexadecimal format.

Table 7-3. 16-Bit Temperature Data Format

TEMPERATURE (°C) ⁽¹⁾	DIGITAL OUTPUT (BINARY)	HEX
125	0011 1110 1000 0000	3E80
100	0011 0010 0000 0000	3200
80	0010 1000 0000 0000	2800
75	0010 0101 1000 0000	2580
50	0001 1001 0000 0000	1900
25	0000 1100 1000 0000	0C80
0.25	0000 0000 0010 0000	0020
0.0625	0000 0000 0000 1000	8000

Product Folder Links: TMP118



rabio i di Dit i disporataro Bata i dimat (dontinada)								
TEMPERATURE (°C) ⁽¹⁾	DIGITAL OUTPUT (BINARY)	HEX						
0.0078125	0000 0000 0000 0001	0001						
0	0000 0000 0000 0000	0000						
-0.0078125	1111 1111 1111	FFFF						
-0.0625	1111 1111 1110	FFF8						
-0.25	1111 1111 1110 0000	FFE0						
-25	1111 0011 1000 0000	F380						
-40	1110 1100 0000 0000	EC00						

Table 7-3. 16-Bit Temperature Data Format (continued)

(1) The resolution for the Temp ADC in Internal Temperature mode is 0.0078125°C/count.

7.3.2 Averaging

The device supports 4 different averaging modes to help suppress noise as well as reduce the impact from external temperature fluctuations. The AVG [3:2] bits in the Configuration register can be programmed to control the averaging behavior of the device:

• No Averaging [00b]: The device performs 1 single conversion per conversion period, and temperature result is stored immediately into the Temp_Result register at the end of every conversion.




Figure 7-2. Conversion (1Hz Conversion Rate Example) With No Averaging

• Back-to-back Averaging [01b or 10b]: The device accumulates and stores a number of temperature conversion results and reports the average of all the stored results at the end of the process. If AVG [3:2] is set to 01b, 4 conversions are executed back-to-back in every conversion period and the average temperature result is stored into the Temp_Result register after the 4 conversions are completed. If AVG [3:2] is set to 10b, 8 conversions are executed back-to-back in every conversion period and the average temperature result is stored into the Temp_Result register after the 8 conversions are completed.

The Back-to-back Averaging feature is useful to reduce the impact from the device's internal noise sources, such as the device thermal noise and ADC quantization noise. Figure 6-8 and Figure 6-9 illustrates the improved noise performance of the device as a result of turning on the 8x regular averaging. Note Back-to-back Averaging increases the average current consumption of the device due to increased active conversion time in every conversion period.




Figure 7-3. Conversion (1Hz Conversion Rate Example) With 4x Back-to-back Averaging

Moving 4x Averaging [11b]: If AVG [3:2] is set to 11b, the device performs 1 single conversion per conversion
period, and the new temperature result is averaged together with the results from the 3 previous conversion
period and stored into the Temp_Result register. The moving averaging feature can be beneficial to filter out
fluctuation of external temperature source by taking multiple samples and averaging out the result.






Figure 7-4. Conversion (1Hz Conversion Period) With 4x Running Averaging

Averaging can be used in both the continuous conversion mode and the one-shot mode.

7.3.3 Temperature Comparator and Hysteresis

The TMP118 has a temperature comparator feature that uses the THigh_Limit register for high temperature comparator threshold and the TLow_limit register for low temperature comparator threshold. The low temperature comparator threshold is used to program the comparator hysteresis. The comparator thresholds are programmed in the TMP118 in a 12-bit two's complement format and with a resolution of 62.5m°C. The Alert_Flag bit in the Configuration register is asserted when the temperature result equals or exceeds the THigh_Limit for a consecutive number of conversions as set by the Fault bits in the Configuration Register, which can be programmed to 1, 2, 4, or 6 consecutive conversions. The Alert_Flag clears when the temperature result drops below the TLow_Limit for the same consecutive number of conversions. The difference between the two limits acts as a hysteresis on the comparator output, and the fault counter prevents false alerts as a result of environmental temperature fluctuations. The Alert_Flag can be programmed to active low or active high by configuring the Polarity bit in the Configuration Register.

As shown in Figure 7-5, the alert status becomes active when the temperature equals or exceeds the value in THigh_Limit for Fault number of consecutive conversions. The alert status remains active until the temperature falls below the TLow_Limit for the same number of consecutive conversions. The Alert_Flag can also be cleared by issuing the General Call Reset command.




Figure 7-5. Alert_Flag Behavior

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



7.3.4 Strain Tolerance

The TMP118 features internal strain tolerance that helps mitigate error resulting from strain developed in the PicoStar package from various common manufacturing areas, including but not limited to device solder, molding, under-fill, and board flex.

To demonstrate this capability, multiple TMP118 devices are soldered onto a rigid 62mil thick PCB, and tested under multiple compression and tensile flexing orientations, with pin 1 located both orthogonal and parallel to the applied microstrain examined during the test, measured through a strain gauge. The test is performed under room temperature condition (30°C) V_{DD} of 1.8V, and continuous conversion mode (1Hz conversion interval) with 8x averaging turned on. The resultant temp error under this strain is measured against a known reference, and are recorded at increasing flex levels of the PCB. Figure 7-6 demonstrates device distribution under these microstrain conditions. Several non-strain tolerant devices were also subjected to the same test to demonstrate the difference.




Figure 7-6. Temperature Error vs. Strain

7.3.5 NIST Traceability

The TMP118 offers 3Unique ID registers to support NIST traceability. These unique IDs can be used to provide an audit trail to standards provided by the National Institute of Standards and Technology (NIST), a US Commerce Department agency.

Reading the Unique ID registers requires a specific procedure to retrieve the content from the memory. The procedure is as follows:

- 1. Place the device in Shutdown Mode by setting bit 8 of Register 01h to 1b.
- 2. Write 0x0000 to desired Unique ID pointer address (0Ch, 0Dh, or 0Eh).
- 3. Read Unique ID from the same pointer address.
- 4. Repeat step #2 above for each pointer address as desired.



7.4 Device Functional Modes

The TMP118 can be configured to operate in continuous or shutdown mode. This flexibility enables designers to balance the requirements of power efficiency and performance.

7.4.1 Continuous Conversion Mode

When the Shutdown bit is set to 0b in the configuration register, the device operates in continuous conversion mode. Figure 7-7 shows the device in a continuous conversion cycle. In this mode, the device performs conversion at fixed intervals and updates the temperature result register at the end of every conversion, The typical active conversion time is 11ms (with no averaging).




Figure 7-7. Continuous Conversion Cycle Timing Diagram

The Conversion_Rate[1:0] bits in the configuration register controls the rate at which the conversions are performed. The device typically consumes 55µA during conversion and 750nA during the low power standby period. By decreasing the rate at which conversions are performed, the application can benefit from reduced average current consumption in continuous mode.

Use Equation 1 to calculate the average current in continuous mode.

Average Current =
$$((I_{DD_ACTIVE} \times t_{ACT}) + (I_{DD_SB} \times t_{STANDBY})) / t_{Conv_Period}$$
 (1)

Where

- t_{ACT} = Active conversion time
- t_{Conv Period} = Conversion Period
- t_{STANDBY} = Standby time between conversions calculated as t_{Conv Period} t_{ACT}

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



7.4.2 One-Shot Mode (OS)

The TMP118 features a one-shot temperature-measurement mode. When the device is in shutdown mode (bit Shutdown= 1b in the Configuration Register), writing 1b to both the OS and Shutdown bits in the Configuration Register begins a single temperature conversion, which typically takes 12ms. During the conversion, the OS bit reads 0b. The device returns to the shutdown state at the completion of the single conversion. After the conversion, the OS bit reads 1b. To trigger another one-short temperature conversion, write 1b to both the OS and Shutdown bits again in the Configuration Register. This feature is useful for reducing power consumption in the device when continuous temperature monitoring is not required.

In Continuous Conversion Mode (bit Shutdown= 0b in the Configuration Register), the OS bit always reads 0b.




Figure 7-8. One-Shot Timing Diagram

7.5 Programming

7.5.1 I²C and SMBus Interface

7.5.1.1 Serial Interface

The TMP118 has a standard bidirectional I²C interface that is controlled by a controller device. Each target on the I²C bus has a specific device address to differentiate between other target devices that are on the same I²C bus. Many target devices require configuration upon start-up to set the behavior of the device. This is typically done when the controller accesses internal register maps of the target, which have unique register pointers. The TMP118 supports transmission data rates up to 1MHz.

7.5.1.1.1 Bus Overview

The physical I²C interface consists of the serial clock (SCL) and serial data (SDA) lines. Both SDA and SCL lines must be connected to a supply through an external pullup resistor (unless integrated within the controller). The size of the pullup resistor is determined by the amount of capacitance on the I²C lines, the pullup bus voltage, and the communication frequency. For further details, see the I²C Pullup Resistor Calculation application note. Data transfer can be initiated only when the bus is idle. A bus is considered idle if both SDA and SCL lines are high after a STOP condition.

I²C communication with this device is initiated by the controller sending a START condition and terminated by the controller sending a STOP condition. A high-to-low transition on the SDA line while the SCL is high defines a START condition. A low-to-high transition on the SDA line while the SCL is high defines a STOP condition.

A repeated START condition is similar to a START condition and is used in place of a back-to-back STOP then START condition. A repeated START condition looks identical to a START condition, but differs from a START condition because the condition occurs without a STOP condition (when the bus is not idle).




Figure 7-9. Definition of Start and Stop Conditions

One data bit is transferred during each clock pulse of the SCL. One byte is comprised of eight bits on the SDA line. A byte can either be a device address, register pointer, or data written to or read from a target. Data is transferred Most Significant Bit (MSB) first. 2 bytes of data can be transferred from the controller to target between the START and STOP conditions. Data on the SDA line must remain stable during the high phase of the clock period, as changes in the data line when the SCL is high are interpreted as control commands (START or STOP).

Submit Document Feedback Copyright © 2

Product Folder Links: TMP118






Figure 7-10. One Byte of Data Transfer

7.5.1.1.2 Device Address

To communicate with the TMP118, the controller must first address target devices through an address byte. The address byte has seven address bits and a read-write (R/\overline{W}) bit that indicates the intent of executing a read or write operation. The TMP118 utilizes hardwired orderables for addressing to allow up to 4 target devices to be addressed on a single bus.

7-BIT I²C TARGET ADDRESS **DEVICE HEX BINARY TMP118A/ TMP118MA** 0x48 1001000'b **TMP118B/TMP118MB** 0x49 1001001'b **TMP118C/TMP118MC** 0x4A 1001010'b **TMP118D/TMP118MD** 0x4B 1001011'b

Table 7-4. Device Address Options

7.5.1.1.3 Writing and Reading Operation

7.5.1.1.3.1 Writes

To write on the I^2C bus, the controller sends a START condition on the bus with the address of the target, as well as the last bit (the R/\overline{W} bit) set to 0b, which signifies a write. The target acknowledges, letting the controller know the target is present on the bus and ready. After this, the controller starts sending the register pointer and register data to the target until the controller has sent all the data necessary, and the controller terminates the transmission with a STOP condition.

Writes to read-only registers or register locations outside of the register map are ignored. The TMP118 still acknowledges (ACK) when writing outside of the register map. Figure 7-11 shows an example of writing 2-byte data to a single register.






Figure 7-11. Write to Single Register

7.5.1.1.3.2 Reads

For a read operation the controller sends a START condition, followed by the target address with the R/\overline{W} bit set to 0b (signifying a write). The target acknowledges the write request, and the controller then sends the register pointer in the next frame. The controller then initiates a START or RESTART followed by the target address with the R/\overline{W} bit set to 1b (signifying a read). A START initiates communication with an target, while a RESTART allows the controller to access different registers on the same target without needing to send a full STOP signal first. The controller continues to send out clock pulses but releases the SDA line so that the target can transmit data. At the end of every byte of data, the controller sends an ACK to the target, letting the target know that the controller is ready for more data. Once the controller has received the number of bytes the controller is expecting, the controller sends a NACK, signaling to the target to halt communications and release the SDA line. The controller follows this up with a STOP condition.

Note that:

- If the controller needs to read from the same register repeatedly, the controller is not required to resend the pointer over and over again. The pointer value is stored in the device.
- The default pointer value upon device POR is 0h, so the controller can immediately proceed to read the temperature result after device power-up without sending the pointer value for the Temp Result register.
- Reading from a non-indexed register location returns 0x0h.

Figure 7-12 shows an example of reading a single word from a target register.

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TMP118*






Figure 7-12. Read from Single Register

7.5.1.1.4 General-Call Reset Function

A "General-Call Reset Function" in SMBus refers to a mechanism where a controller can send a signal to all target devices on the bus simultaneously, essentially initiating a reset operation on every connected device by broadcasting a special address known as the "General Call Address" instead of addressing to a specific target address. The feature allows for a coordinated reset across all devices on the bus, often used for system-wide initialization or error recovery scenarios.

The TMP118 responds to a two-wire, general-call address (0000000b) if the eighth bit is 0b. The device acknowledges the general-call address and responds to commands in the second byte. If the second byte is 0000011b or 06h, the TMP118 internal registers are reset to power-up values as shown in Figure 7-13.

Controller controls SDA line

Target controls SDA line




Figure 7-13. SMBus General Call Reset Diagram



7.5.1.1.5 Timeout Function

The TMP118 resets the internal serial interface if the SCL line is held low by the controller or the SDA line is held low by the TMP118 for longer than 30ms (typical) between a START and STOP condition. The TMP118 releases the SDA line if the SCL pin is pulled low and waits for a START condition from the controller. To avoid activating the timeout function, maintain a communication speed of at least 1kHz for the SCL operating frequency.

7.5.1.1.6 Coexistence on I3C Mixed Bus

A bus with both I3C and I^2C interfaces is referred to as a mixed bus with clock speeds up to 12.5MHz. The TMP118 is an I^2C device that can be on the same bus that has an I3C device attached as the device incorporates a spike suppression filter of 50ns on the SDA and SCL pins to filter out any communication above 4Mhz. The filter helps avoid any interference to the bus when I3C communication takes place on the bus. I^2C bus targets (with 50ns filter) can coexist with I3C controllers operating at 12.5MHz, enabling the migration of existing I^2C bus designs to the I3C specification.

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *TMP118*



8 Register Map

Table 8-1. TMP118 Register Map

POINTER	TYPE	RESET	ACRONYM	REGISTER NAME	SECTION
0h (default pointer)	R	0000h	Temp_Result	Temperature Register	Go
1h	R/W	60B0h	Configuration	Configuration Register	Go
2h	R/W	2580h	TLow_Limit	Temperature Low Limit	Go
3h	R/W	2800h	THigh_Limit	Temperature High Limit	Go
Bh	R	1180h	Device_ID	Device ID	Go
Ch	R	xxxxh	Unique_ID0	NIST Data 0 Register	Go
Dh	R	xxxxh	Unique_ID1	NIST Data 1 Register	Go
Eh	R	xxxxh	Unique_ID2	NIST Data 2 Register	Go

Table 8-2. TMP118 Register Section/Block Access Type Codes

Access Type	Code	Description						
Read Type								
R	R	Read						
RC	R	Read						
	С	to Clear						
R-0	R	Read						
	-0	Returns 0s						
Write Type								
W	W	Write						
W0CP	W	W						
	OC	0 to clear						
	P	Requires privileged access						
Reset or Default Value	-							
-n		Value after reset or the default value						

8.1 Temp_Result Register (address = 00h) [reset = 0000h]

This register stores the latest temperature conversion result in a 16-bit two's complement format with a LSB equal to $0.0078125\,^{\circ}\text{C}$.

Return to Register Map.

Table 8-3. Temp_Result Register

15	14	13	12	11	10	9	8		
Temp_Result[15:8]									
R-00h									
7	6	5	4	3	2	1	0		
Temp_Result[7:0]									
			R-0	00h					

Copyright © 2024 Texas Instruments Incorporated



Table 8-4. Temp_Result Register Field Description

Bit	Field	Туре	Reset Description	
15:0	Temp_Result[15:0]	R		16-bit temperature conversion result Temperature data is represented by a 16-bit, two's complement word with an LSB equal to 0.0078125 °C.

8.2 Configuration Register (address = 01h) [reset = 60B0h]

This register is used to configure the operation of the TMP118 and also provides the alert status.

Return to Register Map.

Table 8-5. Configuration Register

			<u> </u>			
14	13	12	11	10	9	8
Rese	erved	Fault[1:0]		Polarity	Reserved	Shutdown
R-11b		R/W	-00b	R/W-0b	R-0b	R/W-0b
6	5	4	3	2	1	0
Conversion_Rate[1:0] Alert F		Reserved	AVG[1:0]		Reserved	
-10b	R-1b	R-1b	R/W-00b		R-00b	
	Rese R- 6 _Rate[1:0]	14 13 Reserved R-11b 6 5 Rate[1:0] Alert	14 13 12 Reserved Faul R-11b R/W 6 5 4 _Rate[1:0] Alert Reserved	14 13 12 11 Reserved Fault[1:0] R-11b R/W-00b 6 5 4 3 _Rate[1:0] Alert Reserved AVG	Reserved Fault[1:0] Polarity R-11b R/W-00b R/W-0b 6 5 4 3 2 _Rate[1:0] Alert Reserved AVG[1:0]	14 13 12 11 10 9 Reserved Fault[1:0] Polarity Reserved R-11b R/W-00b R/W-0b R-0b 6 5 4 3 2 1 _Rate[1:0] Alert Reserved AVG[1:0] Reserved

Table 8-6. Configuration Register Field Description

Bit	Field	Туре	Reset	Description
15	One_Shot	R/W	Ob	One-shot conversion trigger applicable in shutdown mode only. In continuous conversion mode the bit reads 0b. Writing a 1 to this bit triggers a single temperature conversion. During the conversion, this bit reads 0. The device returns to the shutdown state at the completion of the single conversion. 0b = Active conversion ongoing 1b = Trigger a one-shot conversion by writing this bit to 1b
14:13	Reserved	R	11b	Reserved
12:11	Fault[1:0]	R/W	00ь	The fault bit is used to count the number of consecutive conversions for which the alert condition exists before the status bit is set. 00b = 1 fault 01b = 2 faults 10b = 4 faults 11b = 6 faults
10	Polarity	R/W	0b	The polarity bit allows the host to adjust the polarity of the Alert_Flag bit. 0b = Alert_Flag is active low 1b = Alert_Flag is active high
9	Reserved	R	0b	Reserved. Program the value to 0b.
8	Shutdown	R/W	0b	The shutdown bit is used to change the device conversion mode. 0b = Continuous conversion mode 1b = Shutdown mode
7:6	Conversion_Rate[1:0]	R/W	10b	The conversion rate bits configure the device conversion interval. The default is conversion every 250ms. 00b = 4s / 0.25Hz 01b = 1s / 1Hz 10b = 0.25s / 4Hz 11b = 125ms / 8Hz
5	Alert_Flag	R	1b	The Alert_Flag bit is a read-only bit which provides the information about the alert status The Polarity bit affects the Alert_Flag value.
4	Reserved	R	1b	Reserved

Product Folder Links: TMP118

Table 8-6. Configuration Register Field Description (continued)

Bit	Field	Туре	Reset	Description					
3:2	AVG[1:0]	R/W		Averaging enable bit. Averaging forces every measurement including one-shot measurements to be averaged with the following conversions modes: 00b = No Averaging 01b = 4x Back-to-back Averaging 10b = 8x Back-to-back Averaging 11b = Moving 4x Averaging					
1:0	Reserved	R	00b	Reserved.					

8.3 TLow_Limit Register (address = 02h) [reset = 2580h]

This register is used to configure the low temperature comparator threshold of the TMP118. The low temperature comparator threshold is used to program the comparator hysteresis. The limit is formatted in a 12-bit two's complement format with a LSB equal to 62.5m°C. The default value on start-up is 2580h or 75 °C.

Return to Register Map.

Table 8-7. TLow_Limit Register



Table 8-8. TLow_Limit Register Field Description

Bit	Field	Туре	Reset	Description
15:4	TLow_Limit[11:0]	R/W	258h	12-bit temperature low limit setting to be used to program the tempreature comparator hysteresis. Temperature low limit is represented by a 12-bit, two's complement word with an LSB equal to 62.5m°C. The default setting for this is 75 °C.
3:0	Reserved	R	0h	Reserved

8.4 THigh_Limit Register (address = 03h) [reset = 2800h]

This register is used to configure the high temperature comparator threshold of the device. The limit is formatted in a 12-bit two's complement format with a LSB equal to 62.5m°C. The default value on start-up is 2800h or 80 °C.

Return to Register Map.

Table 8-9. THigh_Limit Register

	15	14	13	12	11	10	9	8
				THigh_L	imit[11:4]			
R/W			-28h					
	7	6	5	4	3	2	1	0
THigh_Limit[3:0]						Rese	rved	
	R/W-0h					R-0)h	



Table 8-10. THigh_Limit Register Field Description

Bit	Field	Туре	Reset	Description			
15:4	THigh_Limit[11:0]	R/W	280h	12-bit temperature high limit setting. Temperature high limit is represented by a 12-bit, two's complement word with an LSB equal to 62.5 m°C. The default setting for this is 80 °C.			
3:0	Reserved	R	0h	Reserved			

8.5 Device ID Register (Address = 0Bh) [reset = 118xh]

This read-only register indicates the device ID and revision number.

Return to Register Map.

Table 8-11. Device_ID Register

		= -			~ -		
15	14	13	12	11	10	9	8
	DID[11:4]						
R-11h				1h			
7	6	5	4	3	2	1	0
	DID	[3:0]			Rev[3:0]	
	R-	8h			R-0)h	

Table 8-12. Device_ID Register Field Description

Bit	Field	Туре	Reset	Description
15:4	DID[11:0]	R	118h	Indicates the device ID.
3:0	Rev[3:0]	R	0h	Indicates the revision number.

8.6 Unique_ID0 Register (Address = 0Ch) [reset = xxxxh]

This register contains the value of the first Unique ID for the device. The Unique ID of the device is used for NIST traceability purposes.

Reading the Unique ID registers requires a specific procedure to retrieve the content from the memory. Follow the procedure described in Section 7.3.5.

Return to Register Map.

Table 8-13. Unique_ID0 Register

15	14	13	12	11	10	9	8		
	Unique_ID0[15:8]								
	R-xxh								
7	6	5	4	3	2	1	0		
	Unique_ID0[7:0]								
	R-xxh								

Table 8-14. Unique_ID0 Register Field Description

Bit	Field	Туре	Reset	Description
15:0	Unique_ID0[15:0]	R	xxxxh	Unique ID register 0 content

Product Folder Links: TMP118



8.7 Unique_ID1 Register (Address = 0Dh) [reset = xxxxh]

This register contains the value of the second Unique ID for the device. The Unique ID of the device is used for NIST traceability purposes.

Reading the Unique ID registers requires a specific procedure to retrieve the content from the memory. Follow the produce described in Section 7.3.5.

Return to Register Map.

Table 8-15. Unique ID1 Register

1445-151 1459-151									
15 14 13 12 11 10 9 8									
	Unique_ID1[15:8]								
	R-xxh								
7	6	5	4	3	2	1	0		
	Unique_ID1[7:0]								
	R-xxh								

Table 8-16. Unique ID1 Register Field Description

Bit	Field	Туре	Reset	Description
15:0	Unique_ID1[15:0]	R	xxxxh	Unique ID register 1 content

8.8 Unique_ID2 Register (Address = 0Eh) [reset = xxxxh]

This register contains the value of the third Unique ID for the device. The Unique ID of the device is used for NIST traceability purposes.

Reading the Unique ID registers requires a specific procedure to retrieve the content from the memory. Follow the procedure described in Section 7.3.5.

Return to Section 8.

Table 8-17. Unique_ID2 Register




Table 8-18. Unique_ID2 Register Field Description

Bit	Field	Туре	Reset	Description
15:0	Unique_ID2[15:0]	R	xxxxh	Unique ID register 2 content



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TMP118 is used to measure the temperature of the mounting location. The different address options allow up to four TMP118 sensors on a single serial bus. For more information, refer to the related *Considerations for Measuring Ambient Air Temperature* (SNOA966), *Replacing resistance temperature detectors with the TMP116 temp sensor* (SNOA969), and *Temperature sensors: PCB guidelines for surface mount devices* (SNOA967) application reports on ti.com.

9.2 Typical Application

9.2.1 Separate I²C Pullup and Supply Application




Figure 9-1. Separate I2C Pullup and Supply Voltage Application

9.2.1.1 Design Requirements

For this design example, use the parameters listed below.

Table 9-1. Design Parameters

PARAMETER	VALUE			
Supply (V _{DD})	1.4V to 5.5V			
V _{PULLUP}	1.2V			
R _{PULLUP}	V _{PULLUP} / 1mA			

Product Folder Links: TMP118

Copyright © 2024 Texas Instruments Incorporated



9.2.1.2 Detailed Design Procedure

The TMP118 converts temperature at fixed intervals in continuous conversion mode. The SDA and SCL pin voltage of the TMP118 can be at a different voltage than the V_{DD} pin voltage, removing the need for power sequencing when using the TMP118 . The I/O current is rated up to 2mA. The pullup resistors can be selected such that the I/O current is below the I/O current (1mA in this design example).

The TMP118 is a very small package with low thermal mass and can be placed as close to the temperature source as possible for better thermal coupling.

9.2.2 Equal I²C Pullup and Supply Voltage Application




Figure 9-2. Equal I²C Pullup and Supply Voltage Application

9.2.2.1 Design Requirements

For this design example, use the parameters listed below.

Table 9-2. Design Parameters

PARAMETER	VALUE
Supply (V _{DD})	1.4V to 5.5V
V _{PULLUP}	V_{DD}
R _{PULLUP}	V _{DD} /1mA

9.2.2.2 Detailed Design Procedure

The SDA and SCL pin voltage of the TMP118 can be the same as the supply voltage V_{DD} . The accuracy of the device is not affected by the pullup voltage. The I/O current is rated up to 2mA. The pullup resistors must be selected such that the I/O current is below the I/O current (1mA in this design example).

9.3 Power Supply Recommendations

9.4 Layout

9.4.1 Layout Guidelines

The TMP118 is a simple device to layout. Place the power-supply bypass capacitor as close as possible to the supply and ground pins. The recommended value of this bypass capacitor is 10nF. Pull up the open-drain output pin SDA and the I2C clock SCL through R_{PULLUP} pullup resistors. In some cases, the pullup resistor can be the heat source, therefore, maintain some distance between the resistor and the device. Avoid the direct light coming to the part as much as possible as the measurement accuracy and current consumption can be impacted under excessive light.

For more information on board layout, refer to the related *Precise temperature measurements with TMP116 and TMP117* (SNOA986) and *Wearable temperature-sensing layout considerations optimized for thermal response* (SNIA021) application notes on ti.com.

- 1. If the device is used to measure solid surface temperature:
 - Use PCB with minimal thickness.
 - Prevent PCB bending which can create a mechanical stress to package.
 - · Cover bottom of the PCB with copper plane.
 - Remove bottom solder mask and cover exposed copper with gold layer if possible.
 - Use thermal conductive paste between PCB and object surface.
 - If PCB has unused internal layers, extend these layers under the sensor.
 - Minimize amount of copper wires on top of the board.
 - To minimize temperature "leakage" to surrounding air locate sensor in place with minimal air movement. Horizontal surfaces are preferable.
 - To minimize temperature offset due to "leakage" to surrounding air cover sensor with thermo isolating foam, tape or at least cover with a stain.
- 2. If the device is used to measure moving air temperature:
 - Because moving air temperature typically has a lot of fluctuations the PCB increased thermal mass reduces measurement noise.
 - Use a PCB with thicker copper layers if possible.
 - · Cover both side of unused board space with copper layer.
 - Place PCB vertically along air flow.
- 3. If the device is used to measure still air temperature:
 - Miniaturize the board to reduce thermal mass. Smaller thermal mass results in faster thermal response.
 - Remove the top solder mask.
 - To prevent oxidation, cover any exposed copper with solder paste.
 - Thermal isolation is required to avoid thermal coupling from heat source components through the PCB.
 - Avoid running the copper plane underneath the temperature sensor.
 - Maximize the air gap between the sensor and the surrounding copper areas (anti-etch), especially when close to the heat source.
 - Create a PCB cutout between sensor and other circuits.
 - If the heat source is top side, avoid running traces on top; instead, route all signals on the bottom side.
 - Place the board vertically to improve air flow and to reduce dust collection.

9.4.2 Layout Examples




Figure 9-3. YMS Layout Recommendation



10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation see the following:

- TMPx75 temperature sensor with I²C and SMBus interface in industry standard LM75 form factor and pinout (SBOS288)
- TMP275 ±0.5°C temperature sensor with I2C and SMBus interface in industry standard LM75 form factor and pinout (SBOS363)
- Design Considerations for Measuring Ambient Air Temperature (SNOA966)
- Replacing resistance temperature detectors with the TMP116 temp sensor (SNOA969)
- Temperature sensors: PCB guidelines for surface mount devices (SNOA967)
- Precise temperature measurements with TMP116 and TMP117 (SNOA986)
- Wearable temperature-sensing layout considerations optimized for thermal response (SNIA021)

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
December 2024	*	Initial Release

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 14-Dec-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMP118MAIYMSR	ACTIVE	PICOSTAR	YMS	4	12000	RoHS & Green	Call TI	Level-1-260C-UNLIM	-15 to 75	Р	Samples
TMP118MBIYMSR	ACTIVE	PICOSTAR	YMS	4	12000	RoHS & Green	CUNIPD	Level-1-260C-UNLIM	-15 to 75	Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 14-Dec-2024

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Dec-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
I	TMP118MAIYMSR	PICOSTAF	YMS	4	12000	180.0	8.4	0.7	0.64	0.32	2.0	8.0	Q1
	TMP118MBIYMSR	PICOSTAF	YMS	4	12000	180.0	8.4	0.7	0.64	0.32	2.0	8.0	Q1

www.ti.com 16-Dec-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMP118MAIYMSR	PICOSTAR	YMS	4	12000	182.0	182.0	20.0
TMP118MBIYMSR	PICOSTAR	YMS	4	12000	182.0	182.0	20.0

PicoStar ™ - 0.24 mm max height

PicoStar




NOTES:

PicoStar is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.



PicoStar




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PicoStar



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated