- High-Performance Fixed-Point Digital Signal Processor (DSP) - TMS320C6204
 - 5-ns Instruction Cycle Time
 - 200-MHz Clock Rate
 - Eight 32-Bit Instructions/Cycle
 - 1600 MIPS
- C6204 GLW Ball Grid Array (BGA) Package is Pin-Compatible With the C6202/02B/03 GLS BGA Package[†]
- VelociTI[™] Advanced Very-Long-Instruction-Word (VLIW) TMS320C62x[™] DSP Core
 - Eight Highly Independent Functional Units:
 - Six ALUs (32-/40-Bit)
 - Two 16-Bit Multipliers (32-Bit Result)
 - Load-Store Architecture With 32 32-Bit General-Purpose Registers
 - Instruction Packing Reduces Code Size
 - All Instructions Conditional
- Instruction Set Features
 - Byte-Addressable (8-, 16-, 32-Bit Data)
 - 8-Bit Overflow Protection
 - Saturation
 - Bit-Field Extract, Set, Clear
 - Bit-Counting
 - Normalization
- 1M-Bit On-Chip SRAM
 - 512K-Bit Internal Program/Cache (16K 32-Bit Instructions)
 - 512K-Bit Dual-Access Internal Data (64K Bytes)
 - Organized as Two 32K-Byte Blocks for Improved Concurrency
- 32-Bit External Memory Interface (EMIF)
 - Glueless Interface to Synchronous Memories: SDRAM or SBSRAM
 - Glueless Interface to Asynchronous Memories: SRAM and EPROM
 - 52M-Byte Addressable External Memory Space

- Four-Channel Bootloading Direct-Memory-Access (DMA) Controller With an Auxiliary Channel
- 32-Bit Expansion Bus (XB)
 - Glueless/Low-Glue Interface to Popular PCI Bridge Chips
 - Glueless/Low-Glue Interface to Popular Synchronous or Asynchronous Microprocessor Buses
 - Master/Slave Functionality
 - Glueless Interface to Synchronous FIFOs and Asynchronous Peripherals
- Two Multichannel Buffered Serial Ports (McBSPs)
 - Direct Interface to T1/E1, MVIP, SCSA Framers
 - ST-Bus-Switching Compatible
 - Up to 256 Channels Each
 - AC97-Compatible
 - Serial-Peripheral Interface (SPI)
 Compatible (Motorola[™])
- Two 32-Bit General-Purpose Timers
- Flexible Phase-Locked-Loop (PLL) Clock Generator
- IEEE-1149.1 (JTAG[‡])
 Boundary-Scan-Compatible
- 288-Pin MicroStar BGA™ Package (GHK)
- 340-Pin BGA Package (GLW)
- 0.15-μm/5-Level Metal Process
 - CMOS Technology
- 3.3-V I/Os, 1.5-V Internal



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

VelociTI, TMS320C62x, and MicroStar BGA are trademarks of Texas Instruments. Motorola is a trademark of Motorola, Inc.

[†] For more details, see the GLW BGA package bottom view.

[‡] IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.




TMS320C6204 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS152C - OCTOBER 2000 - REVISED MARCH 2004


GHK and GLW BGA packages (bottom view) 3 parameter measurement information 41 description 4 input and output clocks 42 device characteristics 4 asynchronous memory timing 45 functional and CPU (DSP core) block diagram 7 synchronous-burst memory timing 48 cPU (DSP core) description 8 synchronous DRAM timing 50 memory map summary 10 peripheral register descriptions 11 reset timing 55 DMA channel synchronization events 16 interrupt sources and interrupt selector 17 signal groups description 18 signal descriptions 21 expansion bus synchronous peripheral timing 60 development support 31 expansion bus asynchronous host-port timing 63 documentation support 34 expansion bus asynchronous host-port timing 69 clock PLL 35 XHOLD/XHOLDA timing 71 power-supply sequencing 38 absolute maximum ratings over operating case temperature ranges 39 JTAG test-port timing 87 recommended operating conditions 42 thermal/mechanical data 89 revision history 88 electrical characteristics over recommended ranges of supply voltage and operating	Table of Cor	ntents	
	description 4 device characteristics 4 C62x device compatibility 6 functional and CPU (DSP core) block diagram 7 CPU (DSP core) description 8 memory map summary 10 peripheral register descriptions 11 DMA channel synchronization events 16 interrupt sources and interrupt selector 17 signal groups description 18 signal descriptions 21 development support 31 documentation support 34 clock PLL 35 power-down mode logic 36 power-supply sequencing 38 absolute maximum ratings over operating case 39 recommended operating conditions 39 electrical characteristics over recommended	input and output clocks	

GHK and GLW BGA packages (bottom view)

GHK 288-PIN BALL GRID ARRAY (BGA) PACKAGE (BOTTOM VIEW)



GLW 340-PIN BGA PACKAGE (BOTTOM VIEW)



The C6204 GLW BGA package is pin-compatible with the C6202/02B/03 GLS package except that the inner row of balls (which are additional power and ground pins) are removed for the C6204 GLW package.

These balls are NOT applicable for the C6204 devices 340-pin GLW BGA package.



TMS320C6204 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS152C - OCTOBER 2000 - REVISED MARCH 2004

description

The TMS320C62x[™] DSPs (including the TMS320C6204 device) compose the fixed-point DSP generation in the TMS320C6000[™] DSP platform. The TMS320C6204 (C6204) device is based on the high-performance, advanced VelociTI[™] very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making the C6204 an excellent choice for multichannel and multifunction applications.

With performance of up to 1600 million instructions per second (MIPS) at a clock rate of 200 MHz, the C6204 offers cost-effective solutions to high-performance DSP-programming challenges. The C6204 DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. This processor has 32 general-purpose registers of 32-bit word length and eight highly independent functional units. The eight functional units provide six arithmetic logic units (ALUs) for a high degree of parallelism and two 16-bit multipliers for a 32-bit result. The C6204 can produce two multiply-accumulates (MACs) per cycle for a total of 400 million MACs per second (MMACS). The C6204 DSP also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals.

The C6204 includes a large bank of on-chip memory and has a powerful and diverse set of peripherals. Program memory consists of a 64K-byte block that is user-configurable as cache or memory-mapped as program space. Data memory consists of two 32K-byte blocks of RAM. The peripheral set includes two multichannel buffered serial ports (McBSPs), two general-purpose timers, a 32-bit expansion bus (XB) that offers ease of interface to synchronous or asynchronous industry-standard host bus protocols, and a glueless 32-bit external memory interface (EMIF) capable of interfacing to SDRAM or SBSRAM and asynchronous peripherals.

The C6204 has a complete set of development tools which includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows[™] debugger interface for visibility into source code execution.

device characteristics

Table 1 provides an overview of the TMS320C6204, TMS320C6202/02B, and the TMS320C6203 pin-compatible C62x[™] DSPs. The table shows significant features of each device, including the capacity of on-chip RAM, the peripherals, the execution time, and the package type with pin count, etc. This data sheet primarily focuses on the functionality of the TMS320C6204 device although it also identifies to the user the pin-compatibility of the 6204 GLW and the C6202/02B and C6203 GLS BGA packages. For the functionality information on the TMS320C6202/02B devices, see the *TMS320C6202*, *TMS320C6202B Fixed-Point Digital Signal Processors Data Sheet* (literature number SPRS104). For the functionality information on the TMS320C6203 device, see the *TMS320C6203 Fixed-Point Digital Signal Processor Data Sheet* (literature number SPRS086). And for more details on the C6000[™] DSP device part numbers and part numbering, see Table 14 and Figure 4.

TMS320C6000, C62x, and C6000 are trademarks of Texas Instruments. Windows is a registered trademark of Microsoft Corporation.



device characteristics (continued)

Table 1. Characteristics of the Pin-Compatible TMS320C6204 and C6202/02B/03B/03C DSPs

HAR	OWARE FEATURES	C6204	C6202	C6202B	C6203B/C
	EMIF	√	V	V	V
Peripherals	DMA	4-Channel With Throughput Enhancements	4-Channel	4-Channel With Throughput Enhancements	4-Channel With Throughput Enhancements
	Expansion Bus	\checkmark	V	√	\checkmark
	McBSPs	2	3	3	3
	32-Bit Timers	2	2	2	2
	Size (Bytes)	64K	256K	256K	384K
Internal Program Memory	Organization	1 Block: 64K-Byte Cache/Mapped Program	Block 0: 128K-Byte Mapped Program Block 1: 128K-Byte Cache/Mapped Program	Block 0: 128K-Byte Mapped Program Block 1: 128K-Byte Cache/Mapped Program	Block 0: 256K-Byte Mapped Program Block 1: 128K-Byte Cache/Mapped Program
	Size (Bytes)	64K	128K	128K	512K
Internal Data Memory	Organization	2 Blocks: Four 16-Bit Banks per Block 50/50 Split	2 Blocks: Four 16-Bit Banks per Block 50/50 Split	2 Blocks: Four 16-Bit Banks per Block 50/50 Split	2 Blocks: Four 16-Bit Banks per Block 50/50 Split
CPU ID + Rev ID	Control Status Register (CSR.[31:16])	0x0003	0x0002	0x0003	0x0003
Frequency	MHz	200	200, 250	250	250, 300 (03B) 300 (03C)
Cycle Time	ns	5 ns (C6204-200)	4 ns (C6202-250) 5 ns (C6202-200)	4 ns (C6202B-250)	3.33 ns (C6203C-300) 3.33 ns (C6203B-300) 4 ns (C6203B-250)
Voltage	Core (V)	1.5	1.8	1.5	1.2 (C6203C) 1.5 (C6203B) 1.7 (C6203BGLS Only)
	I/O (V)	3.3	3.3	3.3	3.3
PLL Options	CLKIN frequency multiplier [Bypass (x1), x4, x6, x7, x8, x9, x10, and x11]	x1, x4 (Both Pkgs)	x1, x4 (Both Pkgs)	x1, x4, x8, x10 (GJL Pkg) All PLL Options	x1, x4, x8, x10 (GJL Pkg) All PLL Options
	07 v 07 mm		050 nin C II	(GLS Pkg)	(GLS Pkg)
DOA	27 x 27 mm	-	352-pin GJL	352-pin GJL	352-pin GNZ 384-pin GLS
BGA Packages	18 x 18 mm	340-pin GLW	384-pin GLS	384-pin GLS	384-pin GNY
	16 x 16 mm	288-pin GHK	-	-	-
Process Technology	μm	0.15 μm	0.18 μm	0.15 μm	0.15 μm
Product Status	Product Preview (PP) Advance Information (AI) Production Data (PD)	PD	PD	PP	PD

TMS320C6204 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS152C - OCTOBER 2000 - REVISED MARCH 2004

C62x™ device compatibility

The TMS320C6202, C6202B, C6203, and C6204 devices are pin-compatible; thus, making new system designs easier and providing faster time to market. The following list summarizes the C62x[™] DSP device characteristic differences:

Core Supply Voltage (1.8 V versus 1.7 V, 1.5 V, 1.2 V)

The C6202 device core supply voltage is 1.8 V while the C6202B, C6203B, C6204 devices have core supply voltages of 1.5 V. The C6203B device (GLS package only) has a 1.7-V core supply voltage, and the C6203C device has a core supply voltage of 1.2 V.

PLL Options Availability

Table 1 identifies the available PLL multiply factors [e.g., CLKIN x1 (PLL bypassed), x4, etc.] for each of the $C62x^{TM}$ DSP devices. For additional details on the PLL clock module and specific options for the C6204 device, see the *Clock PLL* section of this data sheet.

For additional details on the PLL clock module and specific options for the C6202/02B/03 devices, see the Clock PLL sections of the TMS320C6202, TMS320C6202B Fixed-Point Digital Signal Processors Data Sheet (literature number SPRS104) and the TMS320C6203 Fixed-Point Digital Signal Processor Data Sheet (literature number SPRS086).

On-Chip Memory Size

The C6202/02B, C6203, and C6204 devices have different on-chip program memory and data memory sizes (see Table 1).


McBSPs

The C6204 device has two McBSPs on-chip while the C6202, C6202B, C6203 devices have three McBSPs on-chip.

For a more detailed discussion on migration concerns, and similarities/differences between the C6202, C6202B, C6203, and C6204 devices, see the *How to Begin Development and Migrate Across the TMS320C6202/6202B/6203/6204 DSPs Application Report* (literature number SPRA603).



functional and CPU (DSP core) block diagram



TMS320C6204 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS152C - OCTOBER 2000 - REVISED MARCH 2004

CPU (DSP core) description

The CPU fetches VelociTI™ advanced very-long instruction words (VLIW) (256 bits wide) to supply up to eight 32-bit instructions to the eight functional units during every clock cycle. The VelociTI™ VLIW architecture features controls by which all eight units do not have to be supplied with instructions if they are not ready to execute. The first bit of every 32-bit instruction determines if the next instruction belongs to the same execute packet as the previous instruction, or whether it should be executed in the following clock as a part of the next execute packet. Fetch packets are always 256 bits wide; however, the execute packets can vary in size. The variable-length execute packets are a key memory-saving feature, distinguishing the C62x CPU from other VLIW architectures.

The CPU features two sets of functional units. Each set contains four units and a register file. One set contains functional units .L1, .S1, .M1, and .D1; the other set contains units .D2, .M2, .S2, and .L2. The two register files each contain 16 32-bit registers for a total of 32 general-purpose registers. The two sets of functional units, along with two register files, compose sides A and B of the CPU [see the functional and CPU (DSP core) block diagram and Figure 1]. The four functional units on each side of the CPU can freely share the 16 registers belonging to that side. Additionally, each side features a single data bus connected to all the registers on the other side, by which the two sets of functional units can access data from the register files on the opposite side. While register access by functional units on the same side of the CPU as the register file can service all the units in a single clock cycle, register access using the register file across the CPU supports one read and one write per cycle.

Another key feature of the C62x CPU is the load/store architecture, where all instructions operate on registers (as opposed to data in memory). Two sets of data-addressing units (.D1 and .D2) are responsible for all data transfers between the register files and the memory. The data address driven by the .D units allows data addresses generated from one register file to be used to load or store data to or from the other register file. The C62x CPU supports a variety of indirect addressing modes using either linear- or circular-addressing modes with 5- or 15-bit offsets. All instructions are conditional, and most can access any one of the 32 registers. Some registers, however, are singled out to support specific addressing or to hold the condition for conditional instructions (if the condition is not automatically "true"). The two .M functional units are dedicated for multiplies. The two .S and .L functional units perform a general set of arithmetic, logical, and branch functions with results available every clock cycle.

The processing flow begins when a 256-bit-wide instruction fetch packet is fetched from a program memory. The 32-bit instructions destined for the individual functional units are "linked" together by "1" bits in the least significant bit (LSB) position of the instructions. The instructions that are "chained" together for simultaneous execution (up to eight in total) compose an execute packet. A "0" in the LSB of an instruction breaks the chain, effectively placing the instructions that follow it in the next execute packet. If an execute packet crosses the 256-bit-wide fetch-packet boundary, the assembler places it in the next fetch packet, while the remainder of the current fetch packet is padded with NOP instructions. The number of execute packets within a fetch packet can vary from one to eight. Execute packets are dispatched to their respective functional units at the rate of one per clock cycle and the next 256-bit fetch packet is not fetched until all the execute packets from the current fetch packet have been dispatched. After decoding, the instructions simultaneously drive all active functional units for a maximum execution rate of eight instructions every clock cycle. While most results are stored in 32-bit registers, they can be subsequently moved to memory as bytes or half-words as well. All load and store instructions are byte-, half-word, or word-addressable.



CPU (DSP core) description (continued)




Figure 1. TMS320C62x CPU (DSP Core) Data Paths

memory map summary

Table 2 shows the memory map address ranges of the C6204 device. The C6204 device has the capability of a MAP 0 or MAP 1 memory block configuration. The maps differ in that MAP 0 has *external memory* mapped at address 0x0000 0000 and MAP 1 has *internal memory* mapped at address 0x0000 0000. These memory block configurations are set up at reset by the boot configuration pins (generically called BOOTMODE[4:0]). For the C6204 device, the BOOTMODE configuration is handled, at reset, by the expansion bus module (specifically XD[4:0] pins). For more detailed information on the C6204 device settings, which include the device boot mode configuration at reset and other device-specific configurations, see *TMS320C6201/C670x DSP Boot Modes and Configuration* (literature number SPRU642).

Table 2. TMS320C6204 Memory Map Summary

MEMORY BLOCI	BLOCK SIZE		
MAP 0	MAP 0 MAP 1		HEX ADDRESS RANGE
External Memory Interface (EMIF) CE0	Internal Program RAM	64K	0000 0000 – 0000 FFFF
EMIF CE0	Reserved	4M – 64K	0001 0000 - 003F FFFF
EMIF CE0	EMIF CE0	12M	0040 0000 – 00FF FFFF
EMIF CE1	EMIF CE0	4M	0100 0000 – 013F FFFF
Internal Program RAM	EMIF CE1	64K	0140 0000 – 0140 FFFF
Reserved	EMIF CE1	4M – 64K	0141 0000 – 017F FFFF
EMIF R	egisters	256K	0180 0000 – 0183 FFFF
DMA Control	er Registers	256K	0184 0000 – 0187 FFFF
Expansion Bus (XBus) Registers	256K	0188 0000 – 018B FFFF
McBSP 0	Registers	256K	018C 0000 – 018F FFFF
McBSP 1	Registers	256K	0190 0000 – 0193 FFFF
Timer 0 F	256K	0194 0000 – 0197 FFFF	
Timer 1 F	256K	0198 0000 – 019B FFFF	
Interrupt Selec	256K	019C 0000 – 019F FFFF	
Rese	6M	01A0 0000 - 01FF FFFF	
EMIF	CE2	16M	0200 0000 – 02FF FFFF
EMIF	CE3	16M	0300 0000 - 03FF FFFF
Rese	1G – 64M	0400 0000 – 3FFF FFFF	
XBus	256M	4000 0000 – 4FFF FFFF	
XBus	256M	5000 0000 – 5FFF FFFF	
XBus	256M	6000 0000 – 6FFF FFFF	
XBus	256M	7000 0000 – 7FFF FFFF	
Internal D	Internal Data RAM		
Rese	rved	2G – 64K	8001 0000 – FFFF FFFF

peripheral register descriptions

Table 3 through Table 11 identify the peripheral registers for the C6204 device by their register names, acronyms, and hex address or hex address range. For more detailed information on the register contents, bit names, and their descriptions, see the peripheral reference guide referenced in *TMS320C6000 Peripherals Reference Guide* (literature number SPRU190).

Table 3. EMIF Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
0180 0000	GBLCTL	EMIF global control	
0180 0004	CECTL1	EMIF CE1 space control	External or internal; dependant on MAP0 or MAP1 configuration (selected byt the MAP bit in the EMIF GBLCTL register
0180 0008	CECTL0	EMIF CE0 space control	External or internal; dependant on MAP0 or MAP1 configuration (selected byt the MAP bit in the EMIF GBLCTL register
0180 000C	1	Reserved	
0180 0010	CECTL2	EMIF CE2 space control	Corresponds to EMIF CE2 memory space: [0200 0000 - 02FF FFFF]
0180 0014	CECTL3	EMIF CE3 space control	Corresponds to EMIF CE3 memory space: [0300 0000 - 03FF FFFF]
0180 0018	SDCTL	EMIF SDRAM control	
0180 001C	SDTIM	EMIF SDRAM refresh control	
0180 0020 - 0180 0054	+	Reserved	
0180 0058 - 0183 FFFF	_	Reserved	

peripheral register descriptions (continued)

Table 4. DMA Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME
0184 0000	PRICTL0	DMA channel 0 primary control
0184 0004	PRICTL2	DMA channel 2 primary control
0184 0008	SECCTL0	DMA channel 0 secondary control
0184 000C	SECCTL2	DMA channel 2 secondary control
0184 0010	SRC0	DMA channel 0 source address
0184 0014	SRC2	DMA channel 2 source address
0184 0018	DST0	DMA channel 0 destination address
0184 001C	DST2	DMA channel 2 destination address
0184 0020	XFRCNT0	DMA channel 0 transfer counter
0184 0024	XFRCNT2	DMA channel 2 transfer counter
0184 0028	GBLCNTA	DMA global count reload register A
0184 002C	GBLCNTB	DMA global count reload register B
0184 0030	GBLIDXA	DMA global index register A
0184 0034	GBLIDXB	DMA global index register B
0184 0038	GBLADDRA	DMA global address register A
0184 003C	GBLADDRB	DMA global address register B
0184 0040	PRICTL1	DMA channel 1 primary control
0184 0044	PRICTL3	DMA channel 3 primary control
0184 0048	SECCTL1	DMA channel 1 secondary control
0184 004C	SECCTL3	DMA channel 3 secondary control
0184 0050	SRC1	DMA channel 1 source address
0184 0054	SRC3	DMA channel 3 source address
0184 0058	DST1	DMA channel 1 destination address
0184 005C	DST3	DMA channel 3 destination address
0184 0060	XFRCNT1	DMA channel 1 transfer counter
0184 0064	XFRCNT3	DMA channel 3 transfer counter
0184 0068	GBLADDRC	DMA global address register C
0184 006C	GBLADDRD	DMA global address register D
0184 0070	AUXCTL	DMA auxiliary control register
0184 0074 - 0187 FFFF	-	Reserved

peripheral register descriptions (continued)

Table 5. Expansion Bus (XBUS) Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
0188 0000	XBGC	Expansion bus global control register	
0188 0004	XCECTL1	XCE1 space control register	Corresponds to XBus XCE0 memory space: [4000 0000 - 4FFF FFFF]
0188 0008	XCECTL0	XCE0 space control register	Corresponds to XBus XCE1 memory space: [5000 0000 - 5FFF FFFF]
0188 000C	XBHC	Expansion bus host port interface control register	DSP read/write access only
0188 0010	XCECTL2	XCE2 space control register	Corresponds to XBus XCE2 memory space: [6000 0000 - 6FFF FFFF]
0188 0014	XCECTL3	XCE3 space control register	Corresponds to XBus XCE3 memory space: [7000 0000 - 7FFF FFFF]
0188 0018	1	Reserved	
0188 001C	1	Reserved	
0188 0020	XBIMA	Expansion bus internal master address register	DSP read/write access only
0188 0024	XBEA	Expansion bus external address register	DSP read/write access only
0188 0028 - 018B FFFF	-	Reserved	
	XBISA	Expansion bus internal slave address	
-	XBD	Expansion bus data]

Table 6. Interrupt Selector Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
019C 0000	MUXH	Interrupt multiplexer high	Selects which interrupts drive CPU interrupts 10-15 (INT10-INT15)
019C 0004	MUXL	Interrupt multiplexer low	Selects which interrupts drive CPU interrupts 4-9 (INT04-INT09)
019C 0008	EXTPOL	External interrupt polarity	Sets the polarity of the external interrupts (EXT_INT4-EXT_INT7)
019C 000C - 019C 01FF	-	Reserved	
019C 0200	PDCTL	Peripheral power-down control register	
019C 0204 - 019F FFFF	-	Reserved	

Table 7. Peripheral Power-Down Control Register

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	
019C 0200	PDCTL	Peripheral power-down control register	

TMS320C6204 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS152C - OCTOBER 2000 - REVISED MARCH 2004

peripheral register descriptions (continued)

Table 8. McBSP 0 Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
018C 0000	DRR0	McBSP0 data receive register	The CPU and DMA/EDMA controller can only read this register; they cannot write to it.
018C 0004	DXR0	McBSP0 data transmit register	
018C 0008	SPCR0	McBSP0 serial port control register	
018C 000C	RCR0	McBSP0 receive control register	
018C 0010	XCR0	McBSP0 transmit control register	
018C 0014	SRGR0	McBSP0 sample rate generator register	
018C 0018	MCR0	McBSP0 multichannel control register	
018C 001C	RCER0	McBSP0 receive channel enable register	
018C 0020	XCER0	McBSP0 transmit channel enable register	
018C 0024	PCR0	McBSP0 pin control register	
018C 0028 - 018F FFFF	_	Reserved	

Table 9. McBSP 1 Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
0190 0000	DRR1	Data receive register	The CPU and DMA/EDMA controller can only read this register; they cannot write to it.
0190 0004	DXR1	McBSP1 data transmit register	
0190 0008	SPCR1	McBSP1 serial port control register	
0190 000C	RCR1	McBSP1 receive control register	
0190 0010	XCR1	McBSP1 transmit control register	
0190 0014	SRGR1	McBSP1 sample rate generator register	
0190 0018	MCR1	McBSP1 multichannel control register	
0190 001C	RCER1	McBSP1 receive channel enable register	
0190 0020	XCER1	McBSP1 transmit channel enable register	
0190 0024	PCR1	McBSP1 pin control register	
0190 0028 - 0193 FFFF	_	Reserved	

peripheral register descriptions (continued)

Table 10. Timer 0 Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
0194 0000	CTL0	Timer 0 control register	Determines the operating mode of the timer, monitors the timer status, and controls the function of the TOUT pin.
0194 0004	PRD0	Timer 0 period register	Contains the number of timer input clock cycles to count. This number controls the TSTAT signal frequency.
0194 0008	CNT0	Timer 0 counter register	Contains the current value of the incrementing counter.
0194 000C - 0197 FFFF	-	Reserved	

Table 11. Timer 1 Registers

HEX ADDRESS RANGE	ACRONYM	REGISTER NAME	COMMENTS
0198 0000	CTL1	Timer 1 control register	Determines the operating mode of the timer, monitors the timer status, and controls the function of the TOUT pin.
0198 0004	PRD1	Timer 1 period register	Contains the number of timer input clock cycles to count. This number controls the TSTAT signal frequency.
0198 0008	CNT1	Timer 1 counter register	Contains the current value of the incrementing counter.
0198 000C - 019B FFFF	-	Reserved	

DMA channel synchronization events

The C6204 DMA supports up to four independent programmable DMA channels. The four main DMA channels can be read/write synchronized based on the events shown in Table 12. Selection of these events is done via the RSYNC and WSYNC fields in the Primary Control registers (PRICTLx) of the specific DMA channel. The default setting is "no synchronization" for all four DMA channels. For more detailed information on the DMA module, associated channels, and event-synchronization, see *TMS320C620x/C670x DSP Program and Data Memory Controller / Direct Memory Access (DMA) Controller Reference Guide* (literature number SPRU190).

Table 12. TMS320C6204 DMA Synchronization Events[†]

DMA EVENT NUMBER (BINARY)	EVENT NAME	EVENT DESCRIPTION
00000	None	No Synchronization (default)
00001	TINT0	Timer 0 interrupt
00010	TINT1	Timer 1 interrupt
00011	SD_INT	EMIF SDRAM timer interrupt
00100	EXT_INT4	External interrupt pin 4
00101	EXT_INT5	External interrupt pin 5
00110	EXT_INT6	External interrupt pin 6
00111	EXT_INT7	External interrupt pin 7
01000	DMA_INT0	DMA channel 0 interrupt
01001	DMA_INT1	DMA channel 1 interrupt
01010	DMA_INT2	DMA channel 2 interrupt
01011	DMA_INT3	DMA channel 3 interrupt
01100	XEVT0	McBSP0 transmit event
01101	REVT0	McBSP0 receive event
01110	XEVT1	McBSP1 transmit event
01111	REVT1	McBSP1 receive event
10000	DSP_INT	Host processor-to-DSP interrupt
10001 - 11111	Reserved	Reserved. Not used.

[†] For synchronization event selection, the PRICTLx register for the specific DMA channel needs to be programmed with a binary event number identified in this table. The default setting is "no synchronization" for all four DMA channels.

interrupt sources and interrupt selector

The C62x DSP core supports 16 prioritized interrupts, which are listed in Table 13. The highest-priority interrupt is INT_00 (dedicated to RESET) while the lowest-priority interrupt is INT_15. The first four interrupts (INT_00-INT_03) are non-maskable and fixed. The remaining interrupts (INT_04-INT_15) are maskable and default to the interrupt source specified in Table 13. The interrupt source for interrupts 4-15 can be programmed by modifying the selector value (binary value) in the corresponding fields of the Interrupt Selector Control registers: MUXH (address 0x019C0000) and MUXL (address 0x019C0004).

Table 13. C6204 DSP Interrupts

CPU INTERRUPT NUMBER	INTERRUPT SELECTOR CONTROL REGISTER	SELECTOR VALUE (BINARY)	INTERRUPT EVENT	INTERRUPT SOURCE
INT_00 [†]	-	-	RESET	
INT_01 [†]	-	-	NMI	
INT_02 [†]	-	-	Reserved	Reserved. Do not use.
INT_03 [†]	-	-	Reserved	Reserved. Do not use.
INT_04 [‡]	MUXL[4:0]	00100	EXT_INT4	External interrupt pin 4
INT_05 [‡]	MUXL[9:5]	00101	EXT_INT5	External interrupt pin 5
INT_06 [‡]	MUXL[14:10]	00110	EXT_INT6	External interrupt pin 6
INT_07 [‡]	MUXL[20:16]	00111	EXT_INT7	External interrupt pin 7
INT_08 [‡]	MUXL[25:21]	01000	DMA_INT0	DMA channel 0 interrupt
INT_09 [‡]	MUXL[30:26]	01001	DMA_INT1	DMA channel 1 interrupt
INT_10 [‡]	MUXH[4:0]	00011	SD_INT	EMIF SDRAM timer interrupt
INT_11 [‡]	MUXH[9:5]	01010	DMA_INT2	DMA channel 2 interrupt
INT_12 [‡]	MUXH[14:10]	01011	DMA_INT3	DMA channel 3 interrupt
INT_13 [‡]	MUXH[20:16]	00000	DSP_INT	Host-port interface (HPI)-to-DSP interrupt
INT_14 [‡]	MUXH[25:21]	00001	TINT0	Timer 0 interrupt
INT_15 [‡]	MUXH[30:26]	00010	TINT1	Timer 1 interrupt
-	-	01100	XINT0	McBSP0 transmit interrupt
-	-	01101	RINT0	McBSP0 receive interrupt
-	-	01110	XINT1	McBSP1 transmit interrupt
-	-	01111	RINT1	McBSP1 receive interrupt
-	-	10000 - 11111	Reserved	Reserved. Do not use.

[†] Interrupts INT 00 through INT 03 are non-maskable and fixed.

[†] Interrupts INT_04 through INT_15 are programmable by modifying the binary selector values in the Interrupt Selector Control registers fields. Table 13 shows the default interrupt sources for Interrupts INT_04 through INT_15. For more detailed information on interrupt sources and selection, see *TMS320C6000 DSP Interrupt Selector Reference Guide* (literature number SPRU646).

signal groups description




Figure 2. CPU (DSP Core) Signals

signal groups description (continued)




Figure 3. Peripheral Signals

signal groups description (continued)




Figure 3. Peripheral Signals (Continued)



Signal Descriptions

SIGNAL	PIN	PIN NO.					
NAME	GHK	GLW [†]	TYPE [‡]	DESCRIPTION			
	_		_	CLOCK/PLL			
CLKIN	J3	B10	I	Clock Input			
CLKOUT1	T18	Y18	0	Clock output at full device speed			
OL KOLITA	T40	AD40		Clock output at half of device speed			
CLKOUT2	T19	AB19	0	☐ Used for synchronous memory interface			
CLKMODE0	L3	B12		Clock mode selects			
02/11/10/22				☐ Selects what multiply factors of the input clock frequency the CPU frequency			
CLKMODE1	_	A9		equals. For more details on CLKMODE pins and the PLL multiply factors, see the Clock PLL			
				section of this data sheet.			
CLKMODE2	-	A14	I	Note: For the C6204 GLW package, the CLKMODE2 (A14) and CLKMODE1 (A9) pins are internally unconnected.			
PLLV§	K5	C11	Α¶	PLL analog V _{CC} connection for the low-pass filter			
PLLG [§]	L2	C12	Α¶	PLL analog GND connection for the low-pass filter			
PLLF§	L1	A11	Α¶	PLL low-pass filter connection to external components and a bypass capacitor			
JTAG EMULATION							
TMS	E17	Y5	I	JTAG test-port mode select (features an internal pullup)			
TDO	D19	AA4	O/Z	JTAG test-port data out			
TDI	D18	Y4	I	JTAG test-port data in (features an internal pullup)			
TCK	D17	AB2	I	JTAG test-port clock			
TRST	C19	AA3	I	JTAG test-port reset (features an internal pulldown)			
EMU1	E18	AA5	I/O/Z	Emulation pin 1, pullup with a dedicated 20-k Ω resistor#			
EMU0	F15	AB4	I/O/Z	Emulation pin 0, pullup with a dedicated 20-k Ω resistor#			
				RESET AND INTERRUPTS			
RESET	E8	J3	I	Device reset			
NMI	A8	K2		Nonmaskable interrupt			
INIVII	Ao	N2	!	Edge-driven (rising edge)			
EXT_INT7	B15	U2		External interrupts			
EXT_INT6	C15	U3	l .	☐ Edge-driven			
EXT_INT5	A16	W1	1	Polarity independently selected via the external interrupt polarity register bits			
EXT_INT4	B16	V2		(EXTPOL.[3:0])			
IACK	A15	V1	0	Interrupt acknowledge for all active interrupts serviced by the CPU			
INUM3	F12	R3		Astina intermedial attitude and an			
INUM2	A14	T1		Active interrupt identification number			
INUM1	B14	T2	0	□ Valid during IACK for all active interrupts (not just external) □ Encoding order follows the interrupt-service fetch-packet ordering			
INUM0	C14	Т3		Encoding order follows the interrupt-service fetch-packet ordering			

[†] The C6204 GLW BGA package is a subset of the GLS package (C6202/02B/03), with the inner row of core supply voltage (CV_{DD}) and ground (V_{SS}) pins removed (see the GLW BGA package bottom view).



[‡] I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

[§] PLLV, PLLG, and PLLF are not part of external voltage supply or ground. See the clock PLL section for information on how to connect these pins.

[¶] A = Analog Signal (PLL Filter)

[#] For emulation and normal operation, pull up EMU1 and EMU0 with a dedicated 20-kΩ resistor. For boundary scan, pull down EMU1 and EMU0 with a dedicated 20-kΩ resistor.

SIGNAL	PIN	PIN NO.		C:g 2
NAME	GHK	GLW [†]	TYPE [‡]	DESCRIPTION
	•			POWER-DOWN STATUS
PD	B18	Y2	0	Power-down modes 2 or 3 (active if high)
				EXPANSION BUS
XCLKIN	H5	C8	I	Expansion bus synchronous host interface clock input
XFCLK	G2	A8	0	Expansion bus FIFO interface clock output
XD31	M1	C13		
XD30	M2	A13		
XD29	МЗ	C14		
XD28	N1	B14		
XD27	N2	B15		
XD26	N3	C15		
XD25	P1	A15		
XD24	P2	B16		
XD23	N5	C16		
XD22	R1	A17		
XD21	R2	B17		Expansion bus data Used for transfer of data, address, and control Also controls initialization of DSP modes and expansion bus at reset via pullup/pulldown resistors
XD20	P5	C17		
XD19	T1	B18		
XD18	T2	A19		
XD17	U1	C18		(Note: Reserved boot configuration fields should be pulled down.)
XD16	T3	B19	1/0/7	XD[30:16] - XCE[3:0] memory type
XD15	U2	C19	I/O/Z	XD13 - XBLAST polarity
XD14	V1	B20		XD12 - XW/R polarity XD11 - Asynchronous or synchronous host operation
XD13	V2	A21		XD10 - Arbitration mode (internal or external)
XD12	W2	C21		XD9 - FIFO mode
XD11	U4	D20		XD8 - Little endian/big endian XD[4:0] - Boot mode
XD10	W3	B22		Others - Reserved
XD9	V4	D21		
XD8	W4	E20		
XD7	U5	E21		
XD6	V5	D22		
XD5	W5	F20		
XD4	U6	F21		
XD3	V6	E22		
XD2	V3	G20		
XD1	W6	G21		
XD0	U7	G22		

[†] The C6204 GLW BGA package is a subset of the GLS package (C6202/02B/03), with the inner row of core supply voltage (CV_{DD}) and ground (V_{SS}) pins removed (see the GLW BGA package bottom view).

‡ I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



SIGNAL	PIN NO.			
NAME	GHK	GLW [†]	TYPE [‡]	DESCRIPTION
				EXPANSION BUS (CONTINUED)
XCE3	B4	D2		
XCE2	А3	B1	0/7	Expansion bus I/O port memory space enables
XCE1	C4	D3	O/Z	☐ Enabled by bits 28, 29, and 30 of the word address ☐ Only one asserted during any I/O port data access
XCE0	B3	C2		Only one asserted during any I/O port data access
XBE3/XA5	E3	C5		
XBE2/XA4	E2	A4	1/0/7	Expansion bus multiplexed byte-enable control/address signals
XBE1/XA3	E1	B5	I/O/Z	□ Act as byte-enable for host port operation □ Act as address for I/O port operation
XBE0/XA2	F3	C6		Act as address for I/O port operation
XOE	F5	A6	O/Z	Expansion bus I/O port output-enable
XRE	F1	C7	O/Z	Expansion bus I/O port read-enable
XWE/XWAIT	G3	B7	O/Z	Expansion bus I/O port write-enable and host-port wait signals
XCS	H1	C9	I	Expansion bus host-port chip-select input
XAS	F2	B6	I/O/Z	Expansion bus host-port address strobe
XCNTL	H2	B9	I	Expansion bus host control. XCNTL selects between expansion bus address or data register.
XW/R	НЗ	B8	I/O/Z	Expansion bus host-port write/read enable. XW/R polarity is selected at reset.
XRDY	D2	C4	I/O/Z	Expansion bus host-port ready (active low) and I/O port ready (active high)
XBLAST	D1	B4	I/O/Z	Expansion bus host-port burst last-polarity selected at reset
XBOFF	J1	A10	I	Expansion bus back off
XHOLD	C2	A2	I/O/Z	Expansion bus hold request
XHOLDA	C1	В3	I/O/Z	Expansion bus hold acknowledge
		El	NIF - CON	ITROL SIGNALS COMMON TO ALL TYPES OF MEMORY
CE3	V18	Y21		
CE2	U17	W20	0/7	Memory space enables
CE1	W18	AA22	O/Z	Enabled by bits 24 and 25 of the word address
CE0	V17	W21		Only one asserted during any external data access
BE3	U16	V20		Byte-enable control
BE2	W17	V21]	Decoded from the two lowest bits of the internal address
BE1	V16	W22	O/Z	Byte-write enables for most types of memory
BE0	W16	U20		Can be directly connected to SDRAM read and write mask signal (SDQM)

[†] The C6204 GLW BGA package is a subset of the GLS package (C6202/02B/03), with the inner row of core supply voltage (CV_{DD}) and ground (V_{SS}) pins removed (see the GLW BGA package bottom view).

‡ I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

SIGNAL PIN NO.		NO.		oignal Descriptions (Continued)	
NAME	GHK	GLW [†]	TYPE [‡]	DESCRIPTION	
				EMIF - ADDRESS	
EA21	V7	H20			
EA20	W7	H21			
EA19	U8	H22			
EA18	V8	J20	1		
EA17	W8	J21			
EA16	W9	K21			
EA15	V9	K20			
EA14	U9	K22			
EA13	W10	L21			
EA12	V10	L20	0/7	Fidewal address (ward address)	
EA11	U10	L22	O/Z	External address (word address)	
EA10	W11	M20			
EA9	V11	M21			
EA8	U11	N22			
EA7	R11	N20			
EA6	W12	N21			
EA5	U12	P21			
EA4	R12	P20			
EA3	W13	R22			
EA2	V13	R21			
				EMIF - DATA	
ED31	F14	Y6			
ED30	E19	AA6			
ED29	F17	AB6			
ED28	G15	Y7]		
ED27	F18	AA7]		
ED26	F19	AB8]		
ED25	G17	Y8			
ED24	G18	AA8]		
ED23	G19	AA9	I/O/Z	External data	
ED22	H17	Y9	1,0,2	External data	
ED21	H18	AB10]		
ED20	H19	Y10]		
ED19	J18	AA10			
ED18	J19	AA11			
ED17	K15	Y11]		
ED16	K17	AB12]		
ED15	K18	Y12]		
ED14	K19	AA12			

[†] The C6204 GLW BGA package is a subset of the GLS package (C6202/02B/03), with the inner row of core supply voltage (CV_{DD}) and ground (V_{SS}) pins removed (see the GLW BGA package bottom view).

[‡] I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



SIGNAL	GNAI PIN NO.			
NAME	GHK	GLW [†]	TYPE‡	DESCRIPTION
				EMIF - DATA (CONTINUED)
ED13	L17	AA13		
ED12	L18	Y13		
ED11	L19	AB13		
ED10	M19	Y14	1/0/7	
ED9	M18	AA14		
ED8	M17	AA15		
ED7	N19	Y15		
ED6	P19	AB15	I/O/Z	External data
ED5	N15	AA16		
ED4	P18	Y16		
ED3	P17	AB17		
ED2	R19	AA17		
ED1	R18	Y17		
ED0	R17	AA18		
			EMIF	- ASYNCHRONOUS MEMORY CONTROL
ARE	U14	T21	O/Z	Asynchronous memory read-enable
ĀOĒ	W14	R20	O/Z	Asynchronous memory output-enable
AWE	V14	T22	O/Z	Asynchronous memory write-enable
ARDY	W15	T20	I	Asynchronous memory ready input
	EMIF - S'	YNCHRON	IOUS DRA	AM (SDRAM)/SYNCHRONOUS BURST SRAM (SBSRAM) CONTROL
SDA10	U19	AA19	O/Z	SDRAM address 10 (separate for deactivate command)
SDCAS/SSADS	V19	AB21	O/Z	SDRAM column-address strobe/SBSRAM address strobe
SDRAS/SSOE	U18	Y19	O/Z	SDRAM row-address strobe/SBSRAM output-enable
SDWE/SSWE	T17	AA20	O/Z	SDRAM write-enable/SBSRAM write-enable
				EMIF - BUS ARBITRATION
HOLD	P14	V22	I	Hold request from the host
HOLDA	V15	U21	0	Hold-request-acknowledge to the host
				TIMER 0
TOUT0	E5	D1	0	Timer 0 or general-purpose output
TINP0	C5	E2	1	Timer 0 or general-purpose input
				TIMER 1
TOUT1	A5	F2	0	Timer 1 or general-purpose output
TINP1	B5	F3	I	Timer 1 or general-purpose input
				DMA ACTION COMPLETE STATUS
DMAC3	A17	V3		
DMAC2	B17	W2	0	DMA action complete
DMAC1	C16	AA1		DIVIA action complete
DMAC0	A18	W3		

[†] The C6204 GLW BGA package is a subset of the GLS package (C6202/02B/03), with the inner row of core supply voltage (CV_{DD}) and ground (V_{SS}) pins removed (see the GLW BGA package bottom view).

‡ I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



SIGNAL	PIN	NO.					
NAME	GHK	GLW [†]	TYPE [‡]	DESCRIPTION			
			MULT	ICHANNEL BUFFERED SERIAL PORT 0 (McBSP0)			
CLKS0	A12	K3	Ţ	External clock source (as opposed to internal)			
CLKR0	В9	L2	I/O/Z	Receive clock			
CLKX0	C9	K1	I/O/Z	Transmit clock			
DR0	A10	M2	I	Receive data			
DX0	B10	М3	O/Z	Transmit data			
FSR0	E10	M1	I/O/Z	Receive frame sync			
FSX0	A9	L3	I/O/Z	Transmit frame sync			
MULTICHANNEL BUFFERED SERIAL PORT 1 (McBSP1)							
CLKS1	C6	E1	1	External clock source (as opposed to internal)			
CLKR1	B6	G2	I/O/Z	Receive clock			
CLKX1	E6	G3	I/O/Z	Transmit clock			
DR1	A7	H1	I	Receive data			
DX1	B7	H2	O/Z	Transmit data			
FSR1	C7	НЗ	I/O/Z	Receive frame sync			
FSX1	A6	G1	I/O/Z	Transmit frame sync			
				RESERVED FOR TEST			
RSV0	C8	J2	1	Reserved for testing, pullup with a dedicated 20-k Ω resistor			
RSV1	A4	E3	1	Reserved for testing, pullup with a dedicated 20-k Ω resistor			
RSV2	K3	B11	1	Reserved for testing, pullup with a dedicated 20-k Ω resistor			
RSV3	L5	B13	0	Reserved (leave unconnected, <i>do not</i> connect to power or ground)			
RSV4	B19	C10	0	Reserved (leave unconnected, <i>do not</i> connect to power or ground)			
RSV5	C17	N1	1	Reserved (leave unconnected)			
RSV6	D3	N2	I/O	Reserved (leave unconnected)			
RSV7	K2	N3	I/O	Reserved (leave unconnected)			
RSV8	J17	R2	I	Reserved (leave unconnected)			
RSV9	N18	R1	0	Reserved (leave unconnected)			
RSV10	C11	P3	I/O	Reserved (leave unconnected)			
RSV11	-	P2	I/O	Reserved (leave unconnected) [For C6204 GLW packages only]			

[†] The C6204 GLW BGA package is a subset of the GLS package (C6202/02B/03), with the inner row of core supply voltage (CV_{DD}) and ground (V_{SS}) pins removed (see the GLW BGA package bottom view).

‡ I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

SIGNAL		NO.	TYPE‡	DESCRIPTION		
NAME	GHK	GLW [†]	TIPET			
	<u> </u>		•	SUPPLY VOLTAGE PINS		
	A2	A3				
	B1	A7	1			
	B2	A16				
	C3	A20				
	E7	D4				
	E9	D6	1			
	E11	D7	1			
	E13	D9				
	F6	D10				
	G1	D13				
	H14	D14				
	J6	D16				
	K14	D17	S			
	L6	D19				
	L15	F1				
	M14	F4				
	P3	F19				
	P15	F22 G4				
DV	R3 R6	G19		0.0.1/(1/0)		
DV_DD	R7	J4		3.3-V supply voltage (I/O)		
	R8	J19				
	R9	K4	-			
	R10	K19				
	R13	L1				
	R14	M22				
	U3	N4	1			
	U15	N19	1			
	-	P4	1			
	-	P19	1			
	-	T4	1			
	-	T19	1			
	-	U1	1			
	-	U4	1			
	-	U19	1 !			
	-	U22]			
	-	W4]			
	-	W6]			
	-	W7				

[†] The C6204 GLW BGA package is a subset of the GLS package (C6202/02B/03), with the inner row of core supply voltage (CV_{DD}) and ground (V_{SS}) pins removed (see the GLW BGA package bottom view).

‡ I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



SIGNAL	PIN	NO.	TYPE‡	DESCRIPTION	
NAME	GHK	GLW [†]	ITPET	DESCRIPTION	
	_		_	SUPPLY VOLTAGE PINS (CONTINUED)	
	_	W9			
-	_	W10			
	_	W13			
	_	W14			
	-	W16			
DV_DD	-	W17	S	3.3-V supply voltage (I/O)	
	-	W19			
	_	AB5			
	_	AB9			
	_	AB14			
	-	AB18			
	B12	E7			
	E14	E8			
	F9	E10			
-	F10	E11			
	G5	E12			
	H15	E13			
	J2	E15			
	J5	E16			
	J15	G5			
	M5	G18			
	M15	H5			
	N17	H18			
	P6 P9	K5			
CV _{DD}	P12	K18 L5	s	1.5-V supply voltage (core)	
	U13	L18			
		M5			
	-	M18			
	_	N5			
	-	N18			
	_	R5			
	-	R18			
	_	T5			
	_	T18			
	-	V7			
	-	V8			
	-	V10			
	-	V11			

[†] The C6204 GLW BGA package is a subset of the GLS package (C6202/02B/03), with the inner row of core supply voltage (CV_{DD}) and ground (V_{SS}) pins removed (see the GLW BGA package bottom view).

‡ I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



SIGNAL	PIN	NO.	TYPE‡	DECORIDATION		
NAME	GHK	GLW [†]	ITPET	DESCRIPTION		
				SUPPLY VOLTAGE PINS (CONTINUED)		
	-	V12				
CV _{DD}	-	V13	s	1.5-V supply voltage (core)		
	-	V15		1.3-v supply voltage (core)		
	-	V16				
	1		1	GROUND PINS		
	A11	A1				
	A13	A5	1			
	B8	A12				
	B11	A18	1			
	B13	A22				
	C10	B2				
	C12	B21				
	C13	C1				
	C18	C3				
	E12	C20				
	G7	C22				
	G8	D5				
	G9	D8				
	G10	D11				
	G11	D12				
	G12	D15	ONE			
V_{SS}	G13 H7	D18 E4	GND	Ground pins		
	H8	E5				
	H9	E6				
	H10	E9				
	H11	E14	1			
	H12	E17	1			
	H13	E18	1			
	J7	E19	1			
	J8	F5	1			
	J9	F18	1			
	J10	H4	1			
	J11	H19				
	J12	J1	1			
	J13	J5	1			
	K1	J18	1			
	K7	J22	1			

[†] The C6204 GLW BGA package is a subset of the GLS package (C6202/02B/03), with the inner row of core supply voltage (CV_{DD}) and ground (V_{SS}) pins removed (see the GLW BGA package bottom view).

‡ I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



SIGNAL	PIN	NO.		Oignal Descriptions (Continued)
NAME	GHK	GLW [†]	TYPE [‡]	DESCRIPTION
				GROUND PINS (CONTINUED)
	K8	L4		
	K9	L19		
	K10	M4		
	K11	M19		
	K12	P1		
	K13	P5		
	L7	P18		
	L8	P22		
	L9	R4		
	L10	R19		
	L11	U5		
	L12	U18		
	L13	V4		
	M7	V5		
	M8	V6		
	M9	V9	4	
	M10	V14		
	M11	V17		
	M12	V18		
V_{SS}	M13	V19	GND	Ground pins
	N7	W5		
	N8	W8 W11		
	N9 N10	W12		
	N11	W15		
	N12	W18		
	N13	Y1		
	V12	Y3		
	-	Y20		
	_	Y22		
	_	AA2		
	_	AA21		
	_	AB1		
	-	AB3		
	-	AB7	1	
	-	AB11		
	-	AB16		
	-	AB20		
	-	AB22		

[†] The C6204 GLW BGA package is a subset of the GLS package (C6202/02B/03), with the inner row of core supply voltage (CV_{DD}) and ground (V_{SS}) pins removed (see the GLW BGA package bottom view).

‡ I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground



development support

TI offers an extensive line of development tools for the TMS320C6000™ DSP platform, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of C6000™ DSP-based applications:

Software Development Tools:

Code Composer Studio[™] Integrated Development Environment (IDE) including Editor C/C++/Assembly Code Generation, and Debug plus additional development tools Scalable, Real-Time Foundation Software (DSP BIOS), which provides the basic run-time target software needed to support any DSP application.

Hardware Development Tools:

Extended Development System (XDS[™]) Emulator (supports C6000[™] DSP multiprocessor system debug) EVM (Evaluation Module)

The *TMS320 DSP Development Support Reference Guide* (SPRU011) contains information about development-support products for all TMS320[™] DSP family member devices, including documentation. See this document for further information on TMS320[™] DSP documentation or any TMS320[™] DSP support products from Texas Instruments. An additional document, the *TMS320 Third-Party Support Reference Guide* (SPRU052), contains information about TMS320[™] DSP-related products from other companies in the industry. To receive TMS320[™] DSP literature, contact the Literature Response Center at 800/477-8924.

For a complete listing of development-support tools for the TMS320C6000 DSP platform, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL) and select "Find Development Tools". For device-specific tools, under "Semiconductor Products" select "Digital Signal Processors", choose a product family, and select the particular DSP device. For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

Code Composer Studio, XDS, and TMS320 are trademarks of Texas Instruments.



device and development-support tool nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all TMS320™ DSP devices and support tools. Each TMS320™ DSP commercial family member has one of three prefixes: TMX, TMP, or TMS. Texas Instruments recommends two of three possible prefix designators for support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).

Device development evolutionary flow:

TMX Experimental device that is not necessarily representative of the final device's electrical

specifications

TMP Final silicon die that conforms to the device's electrical specifications but has not completed

quality and reliability verification

TMS Fully qualified production device

Support tool development evolutionary flow:

TMDX Development-support product that has not yet completed Texas Instruments internal qualification

testing.

TMDS Fully qualified development-support product

TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, GLW), the temperature range (for example, blank is the default commercial temperature range), and the device speed range in megahertz (for example, -200 is 200 MHz).


Table 14 lists the device orderable part numbers (P/Ns) and Figure 4 provides a legend for reading the complete device name for any TMS320C6000™ DSP family member. For more information on the C6204 device orderable P/Ns, visit the Texas Instruments web site on the Worldwide web at http://www.ti.com URL, or contact the nearest TI field sales office or authorized distributor.



device and development-support tool nomenclature (continued)

Table 14. TMS320C6204 Device Part Numbers (P/Ns) and Ordering Information

DEVICE ORDERABLE P/N DEVICE SPEED		CV _{DD} (CORE VOLTAGE)	DV _{DD} (I/O VOLTAGE)	OPERATING CASE TEMPERATURE RANGE	
TMS320C6204GHK	200 MHz/1600 MIPS	1.5 V	3.3 V	0°C to 90°C	
TMS320C6204GLW	200 MHz/1600 MIPS	1.5 V	3.3 V	0°C to 90°C	



† BGA = Ball Grid Array QFP = Quad Flatpack

Figure 4. TMS320C6000™ DSP Platform Device Nomenclature (Including the TMS320C6204)

TMS320C6204 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS152C - OCTOBER 2000 - REVISED MARCH 2004

documentation support

Extensive documentation supports all TMS320™ DSP family devices from product announcement through applications development. The types of documentation available include: data sheets, such as this document, with design specifications; complete user's reference guides for all devices and tools; technical briefs; development-support tools; on-line help; and hardware and software applications. The following is a brief, descriptive list of support documentation specific to the C6000™ DSP devices:

The *TMS320C6000 CPU and Instruction Set Reference Guide* (literature number SPRU189) describes the C6000[™] DSP core (CPU) architecture, instruction set, pipeline, and associated interrupts.

The *TMS320C6000 DSP Peripherals Overview Reference Guide* (literature number SPRU190) briefly describes the functionality of the peripherals available on the C6000[™] DSP platform of devices, such as the 64-/32-/16-bit external memory interfaces (EMIFs), 32-/16-bit host-port interfaces (HPIs), multichannel buffered serial ports (McBSPs), direct memory access (DMA), enhanced direct-memory-access (EDMA) controller, expansion bus (XB), peripheral component interconnect (PCI), clocking and phase-locked loop (PLL); and power-down modes.

The *TMS320C6000 Technical Brief* (literature number SPRU197) gives an introduction to the C62x[™]/C67x[™] devices, associated development tools, and third-party support.

The tools support documentation is electronically available within the Code Composer Studio[™] IDE. For a complete listing of the latest C6000[™] DSP documentation, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL).

The How to Begin Development and Migrate Across the TMS320C6202/6202B/6203/6204 DSPs application report (literature number SPRA603) describes the migration concerns and identifies the similarities and differences between the C6202, C6202B, C6203, and C6204 C6000™ DSP devices.

C67x is a trademark of Texas Instruments.




clock PLL

Most of the internal C6204 clocks are generated from a single source through the CLKIN pin. This source clock either drives the PLL, which multiplies the source clock in frequency to generate the internal CPU clock, or bypasses the PLL to become the internal CPU clock.


To use the PLL to generate the CPU clock, the external PLL filter circuit must be properly designed. Figure 5, Table 15, and Table 16 show the external PLL circuitry for either x1 (PLL bypass) or x4 PLL multiply modes. Figure 6 shows the external PLL circuitry for a system with ONLY x1 (PLL bypass) mode.

To minimize the clock jitter, a single clean power supply should power both the C6204 device and the external clock oscillator circuit. Noise coupling into PLLF directly impacts PLL clock jitter. The minimum CLKIN rise and fall times should also be observed. For the input clock timing requirements, see the *input and output clocks* electricals section.



- † CLKMODE1 and CLKMODE2 pins are not applicable to the GHK package.
- NOTES: A. Keep the lead length and the number of vias between pin PLLF, pin PLLG, R1, C1, and C2 to a minimum. In addition, place all PLL components (R1, C1, C2, C3, C4, and EMI Filter) as close to the C6000[™] DSP device as possible. Best performance is achieved with the PLL components on a single side of the board without jumpers, switches, or components other than the ones shown.
 - B. For reduced PLL jitter, maximize the spacing between switching signals and the PLL external components (R1, C1, C2, C3, C4, and the EMI Filter).
 - C. The 3.3-V supply for the EMI filter must be from the same 3.3-V power plane supplying the I/O voltage, DV_{DD} .
 - D. EMI filter manufacturer: TDK part number ACF451832-333, 223, 153, 103. Panasonic part number EXCCET103U.

Figure 5. External PLL Circuitry for Either PLL Multiply Modes or x1 (Bypass) Mode



- NOTES: A. For a system with ONLY PLL x1 (bypass) mode, short the PLLF to PLLG.
 - B. The 3.3-V supply for PLLV must be from the same 3.3-V power plane supplying the I/O voltage, DV_{DD}.

Figure 6. External PLL Circuitry for x1 (Bypass) PLL Mode Only



clock PLL (continued)

Table 15. GHK/GLW Packages PLL Multiply and Bypass (x1) Options[†]

GHK PACKAGE - 16 X 16 MM MICROSTAR BGA™ GLW PACKAGE - 18 X 18 MM BGA							
BIT (PIN NO.) CLKMODE2 (A14) [GLW ONLY]		CLKMODE1 (A9) [GLW ONLY]	CLKMODE0 (L3) [GHK] CLKMODE0 (B12) [GLW]	PLL MULTIPLY FACTOR [‡]			
Value	X (Don't Cares)	Х	0	Bypass (x1)			
	X	Х	1	x4			

[†] For the GLW package only, the CLKMODE2 (A14) and CLKMODE1 (A9) pins are internally unconnected. These pins are not applicable to the GHK package.

Table 16. PLL Component Selection Table§

CLKMODE	CLKIN RANGE (MHz)	CPU CLOCK FREQUENCY (CLKOUT1) RANGE (MHz)	CLKOUT2 RANGE (MHz)	R1 [±1%] (Ω)	C1 [±10%] (nF)	C2 [±10%] (pF)	TYPICAL LOCK TIME (μs)
x4	32.5-50	130-200	65-100	60.4	27	560	75

[§] Under some operating conditions, the maximum PLL lock time may vary by as much as 150% from the specified typical value. For example, if the typical lock time is specified as 100 μs, the maximum value may be as long as 250 μs.

power-down mode logic

Figure 7 shows the power-down mode logic on the C6204.





Figure 7. Power-Down Mode Logic[†]



[‡] f(CPU Clock) = f(CLKIN) x (PLL mode)

triggering, wake-up, and effects

The power-down modes and their wake-up methods are programmed by setting the PWRD field (bits 15–10) of the control status register (CSR). The PWRD field of the CSR is shown in Figure 8 and described in Table 17. When writing to the CSR, all bits of the PWRD field should be set at the same time. Logic 0 should be used when "writing" to the reserved bit (bit 15) of the PWRD field. The CSR is discussed in detail in the *TMS320C6000 CPU* and *Instruction Set Reference Guide* (literature number SPRU189).



Legend: R/W-x = Read/write reset value

NOTE: The shadowed bits are not part of the power-down logic discussion and therefore are not covered here. For information on these other bit fields in the CSR register, see the *TMS320C6000 CPU and Instruction Set Reference Guide* (literature number SPRU189).

Figure 8. PWRD Field of the CSR Register

Power-down mode PD1 takes effect eight to nine clock cycles after the instruction that sets the PWRD bits in the CSR.

If PD1 mode is terminated by a non-enabled interrupt, the program execution returns to the instruction where PD1 took effect. If PD1 mode is terminated by an enabled interrupt, the interrupt service routine will be executed first, then the program execution returns to the instruction where PD1 took effect. The GIE bit in CSR and the NMIE bit in the interrupt enable register (IER) must also be set in order for the interrupt service routine to execute; otherwise, execution returns to the instruction where PD1 took effect upon PD1 mode termination by an enabled interrupt.

PD2 and PD3 modes can only be aborted by device reset. Table 17 summarizes all the power-down modes.

triggering, wake-up, and effects (continued)

Table 17. Characteristics of the Power-Down Modes

PRWD FIELD (BITS 15-10)	POWER-DOWN MODE	WAKE-UP METHOD	EFFECT ON CHIP'S OPERATION
000000	No power-down	_	_
001001	PD1	Wake by an enabled interrupt	CPU halted (except for the interrupt logic) Power-down mode blocks the internal clock inputs at the
010001	PD1	Wake by an enabled or non-enabled interrupt	boundary of the CPU, preventing most of the CPU's logic from switching. During PD1, DMA transactions can proceed between peripherals and internal memory.
011010	PD2 [†]	Wake by a device reset	Output clock from PLL is halted, stopping the internal clock structure from switching and resulting in the entire chip being halted. All register and internal RAM contents are preserved. All functional I/O "freeze" in the last state when the PLL clock is turned off.
011100	PD3 [†]	Wake by a device reset	Input clock to the PLL stops generating clocks. All register and internal RAM contents are preserved. All functional I/O "freeze" in the last state when the PLL clock is turned off. Following reset, the PLL needs time to re-lock, just as it does following power-up. Wake-up from PD3 takes longer than wake-up from PD2 because the PLL needs to be re-locked.
All others	Reserved	_	_

[†] When entering PD2 and PD3, all functional I/O remains in the previous state. However, for peripherals which are asynchronous in nature or peripherals with an external clock source, output signals may transition in response to stimulus on the inputs. Under these conditions, peripherals will not operate according to specifications.

power-supply sequencing

TI DSPs do not require specific power sequencing between the core supply and the I/O supply. However, systems should be designed to ensure that neither supply is powered up for extended periods of time if the other supply is below the proper operating voltage.

system-level design considerations

System-level design considerations, such as bus contention, may require supply sequencing to be implemented. In this case, the core supply should be powered up at the same time as, or prior to (and powered down after), the I/O buffers. This is to ensure that the I/O buffers receive valid inputs from the core before the output buffers are powered up, thus, preventing bus contention with other chips on the board.

power-supply design considerations

For systems using the C6000™ DSP platform of devices, the core supply may be required to provide in excess of 2 A per DSP until the I/O supply is powered up. This extra current condition is a result of uninitialized logic within the DSP(s) and is corrected once the CPU sees an internal clock pulse. With the PLL enabled, as the I/O supply is powered on, a clock pulse is produced stopping the extra current draw from the supply. With the PLL disabled, as many as five external clock cycle pulses may be required to stop this extra current draw. A normal current state returns once the I/O power supply is turned on and the CPU sees a clock pulse. Decreasing the amount of time between the core supply power up and the I/O supply power up can minimize the effects of this current draw.



power-supply design considerations (continued)

A dual-power supply with simultaneous sequencing, such as available with TPS563xx controllers or PT69xx plug-in power modules, can be used to eliminate the delay between core and I/O power up [see the *Using the TPS56300 to Power DSPs* application report (literature number SLVA088)]. A Schottky diode can also be used to tie the core rail to the I/O rail, effectively pulling up the I/O power supply to a level that can help initialize the logic within the DSP.

Core and I/O supply voltage regulators should be located close to the DSP (or DSP array) to minimize inductance and resistance in the power delivery path. Additionally, when designing for high-performance applications utilizing the C6000[™] platform of DSPs, the PC board should include separate power planes for core, I/O, and ground, all bypassed with high-quality low-ESL/ESR capacitors.

absolute maximum ratings over operating case temperature ranges (unless otherwise noted)[†]

0.3 V to 2.3 V
0.3 V to 4 V
0.3 V to 4 V
0.3 V to 4 V
0°C to 90°C
40°C to105°C
65°C to 150°C
(GHK package)55°C to 125°C
(GLW package)40°C to125°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to V_{SS} .

recommended operating conditions

			MIN	NOM	MAX	UNIT
CV_{DD}	Supply voltage, Core				1.57	V
DV_DD	Supply voltage, I/O		3.14	3.3	3.46	٧
V_{SS}	Supply ground			0	0	V
V_{IH}	High-level input voltage					V
V_{IL}	Low-level input voltage				0.8	V
I _{OH}	High-level output current				-8	mA
I _{OL}	Low-level output current				8	mA
T _C	Operating case temperature	(default)	0		90	°C
1C	Operating case temperature	(A version)	-40	•	105	°C

TMS320C6204 FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS152C - OCTOBER 2000 - REVISED MARCH 2004


electrical characteristics over recommended ranges of supply voltage and operating case temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage	$DV_{DD} = MIN,$ $I_{OH} = MAX$	2.4			V
V_{OL}	Low-level output voltage	$DV_{DD} = MIN,$ $I_{OL} = MAX$			0.6	V
I _I	Input current [‡]	$V_I = V_{SS}$ to DV_{DD}			±10	uA
loz	Off-state output current	$V_O = DV_{DD}$ or 0 V			±10	uA
I _{DD2V}	Supply current, CPU + CPU memory access§	CV _{DD} = NOM, CPU clock = 200 MHz		290		mA
I _{DD2V}	Supply current, peripherals§	CV _{DD} = NOM, CPU clock = 200 MHz		240		mA
I _{DD3V}	Supply current, I/O pins§	DV _{DD} = NOM, CPU clock = 200 MHz		100		mA
C _i	Input capacitance				10	pF
Co	Output capacitance				10	pF

[‡] TMS and TDI are not included due to internal pullups. TRST is not included due to internal pulldown.

[§] Measured with average activity (50% high / 50% low power). For more details on CPU, peripheral, and I/O activity, see the *TMS320C6000 Power Consumption Summary* application report (literature number SPRA486).

PARAMETER MEASUREMENT INFORMATION



Where: I_{OL} = 2 mA I_{OH} = 2 mA V_{comm} = 1.5 V

C_T = 15-30-pF typical load-circuit capacitance

Figure 9. Test Load Circuit for AC Timing Measurements

signal transition levels

All input and output timing parameters are referenced to 1.5 V for both "0" and "1" logic levels.



Figure 10. Input and Output Voltage Reference Levels for ac Timing Measurements

All rise and fall transition timing parameters are referenced to V_{IL} MAX and V_{IH} MIN for input clocks, and V_{OL} MAX and V_{OH} MIN for output clocks.




Figure 11. Rise and Fall Transition Time Voltage Reference Levels

INPUT AND OUTPUT CLOCKS

timing requirements for CLKIN^{†‡§} (see Figure 12)

NO.			PLL M	ode x4	PLL Mo (BYPA		UNIT
			MIN	MAX	MIN	MAX	
1	t _{c(CLKIN)}	Cycle time, CLKIN	5 * M		5		ns
2	t _{w(CLKINH)}	Pulse duration, CLKIN high	0.4C		0.45C		ns
3	t _{w(CLKINL)}	Pulse duration, CLKIN low	0.4C		0.45C		ns
4	t _{t(CLKIN)}	Transition time, CLKIN		5		0.6	ns

 $^{^{\}dagger}$ The reference points for the rise and fall transitions are measured at V_{IL} MAX and V_{IH} MIN.

[§] C = CLKIN cycle time in ns. For example, when CLKIN frequency is 50 MHz, use C = 20 ns.




Figure 12. CLKIN Timings

timing requirements for XCLKIN[¶] (see Figure 13)

	NO.		-20		
NO.			MIN MA	MAX	UNIT
1	t _{c(XCLKIN)}	Cycle time, XCLKIN	4P		ns
2	t _{w(XCLKINH)}	Pulse duration, XCLKIN high	1.8P		ns
3	tw(XCLKINL)	Pulse duration, XCLKIN low	1.8P		ns

[¶] P = 1/CPU clock frequency in nanoseconds (ns).




Figure 13. XCLKIN Timings

[‡] M = the PLL multiplier factor (x4). For more details, see the *Clock PLL* section of this data sheet.

INPUT AND OUTPUT CLOCKS (CONTINUED)

switching characteristics over recommended operating conditions for CLKOUT1^{†‡§} (see Figure 14)

NO.		PARAMETER		CLKMODE = X4		CLKMODE = X1	
			MIN	MAX	MIN	MAX	
1	t _{c(CKO1)}	Cycle time, CLKOUT1	P - 0.7	P + 0.7	P - 0.7	P + 0.7	ns
2	t _{w(CKO1H)}	Pulse duration, CLKOUT1 high	(P/2) - 0.7	(P/2) + 0.7	PH - 0.7	PH + 0.7	ns
3	t _{w(CKO1L)}	Pulse duration, CLKOUT1 low	(P/2) - 0.7	(P/2) + 0.7	PL - 0.7	PL + 0.7	ns
4	t _{t(CKO1)}	Transition time, CLKOUT1		0.6		0.6	ns

 $^{^\}dagger$ The reference points for the rise and fall transitions are measured at V_{OL} MAX and V_{OH} MIN.

[§] P = 1/CPU clock frequency in ns.




Figure 14. CLKOUT1 Timings

switching characteristics over recommended operating conditions for CLKOUT2^{†§} (see Figure 15)

NO.	DADAMETER	-20	LINIT	
	PARAMETER	MIN	MAX	UNIT
2	t _{w(CKO2H)} Pulse duration, CLKOUT2 high	P - 0.7	P + 0.7	ns
3	t _{w(CKO2L)} Pulse duration, CLKOUT2 low	P - 0.7	P + 0.7	ns
4	t _{t(CKO2)} Transition time, CLKOUT2		0.6	ns

[†] The reference points for the rise and fall transitions are measured at V_{OL} MAX and V_{OH} MIN.

[§] P = 1/CPU clock frequency in ns.




Figure 15. CLKOUT2 Timings

[‡] PH is the high period of CLKIN in ns and PL is the low period of CLKIN in ns.

INPUT AND OUTPUT CLOCKS (CONTINUED)

switching characteristics over recommended operating conditions for XFCLK^{†‡} (see Figure 16)

		DADAMETED	-2		
NO.		PARAMETER	MIN	MAX	UNIT
1	t _{c(XFCK)}	Cycle time, XFCLK	D*P-0.7	D * P + 0.7	ns
2	t _{w(XFCKH)}	Pulse duration, XFCLK high	(D/2) * P - 0.7	(D/2) * P + 0.7	ns
3	t _{w(XFCKL)}	Pulse duration, XFCLK low	(D/2) * P - 0.7	(D/2) * P + 0.7	ns
4	t _{t(CKO2)}	Transition time, XFCLK		0.6	ns

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns.

[‡] D = 8, 6, 4, or 2; FIFO clock divide ratio, user-programmable




Figure 16. XFCLK Timings

ASYNCHRONOUS MEMORY TIMING

timing requirements for asynchronous memory cycles^{†‡§¶} (see Figure 17 - Figure 20)

NO.			-200		
NO.			MIN	MAX	UNIT
3	t _{su(EDV-AREH)}	Setup time, EDx valid before ARE high	1.5		ns
4	t _{h(AREH-EDV)}	Hold time, EDx valid after ARE high	3.5		ns
6	t _{su(ARDYH-AREL)}	Setup time, ARDY high before ARE low	-[(RST - 3) * P - 6]		ns
7	t _{h(AREL-ARDYH)}	Hold time, ARDY high after ARE low	(RST - 3) * P + 3		ns
9	t _{su(ARDYL-AREL)}	Setup time, ARDY low before ARE low	-[(RST - 3) * P - 6]		ns
10	t _{h(AREL-ARDYL)}	Hold time, ARDY low after ARE low	(RST - 3) * P + 3		ns
11	t _{w(ARDYH)}	Pulse width, ARDY high	2P		ns
15	t _{su(ARDYH-AWEL)}	Setup time, ARDY high before AWE low	-[(WST - 3) * P - 6]		ns
16	t _{h(AWEL-ARDYH)}	Hold time, ARDY high after AWE low	(WST - 3) * P + 3		ns
18	t _{su(ARDYL-AWEL)}	Setup time, ARDY low before AWE low	-[(WST - 3) * P - 6]		ns
19	t _{h(AWEL-ARDYL)}	Hold time, ARDY low after AWE low	(WST - 3) * P + 3		ns

[†] To ensure data setup time, simply program the strobe width wide enough. ARDY is internally synchronized. If ARDY does meet setup or hold time, it may be recognized in the current cycle or the next cycle. Thus, ARDY can be an asynchronous input.

switching characteristics over recommended operating conditions for asynchronous memory cycles^{द#} (see Figure 17 - Figure 20)

	DADAMETED					
NO.	PARAMETER			TYP	MAX	UNIT
1	t _{osu(SELV-AREL)}	Output setup time, select signals valid to ARE low	RS * P - 2			ns
2	toh(AREH-SELIV)	Output hold time, ARE high to select signals invalid	RH * P - 2			ns
5	t _{w(AREL)}	Pulse width, ARE low		RST * P		ns
8	t _{d(ARDYH-AREH)}	Delay time, ARDY high to ARE high	3P		4P + 5	ns
12	t _{osu(SELV-AWEL)}	Output setup time, select signals valid to AWE low	WS * P - 2			ns
13	toh(AWEH-SELIV)	Output hold time, AWE high to select signals invalid	WH * P - 2			ns
14	t _{w(AWEL)}	Pulse width, AWE low		WST * P	•	ns
17	t _{d(ARDYH-AWEH)}	Delay time, ARDY high to AWE high	3P		4P + 5	ns

[‡] RS = Read Setup, RST = Read Strobe, RH = Read Hold, WS = Write Setup, WST = Write Strobe, WH = Write Hold. These parameters are programmed via the EMIF CE space control registers.

^{*} RS = Read Setup, RST = Read Strobe, RH = Read Hold, WS = Write Setup, WST = Write Strobe, WH = Write Hold. These parameters are programmed via the EMIF CE space control registers.

[§] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

The sum of RS and RST (or WS and WST) must be a minimum of 4 in order to use ARDY input to extend strobe width.

P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

The sum of RS and RST (or WS and WST) must be a minimum of 4 in order to use ARDY input to extend strobe width.

[#] Select signals include: \overline{CEx} , $\overline{BE[3:0]}$, $\overline{EA[21:2]}$, \overline{AOE} ; and for writes, include $\overline{ED[31:0]}$, with the exception that \overline{CEx} can stay active for an additional 7P ns following the end of the cycle.

ASYNCHRONOUS MEMORY TIMING (CONTINUED)




Figure 17. Asynchronous Memory Read Timing (ARDY Not Used)




Figure 18. Asynchronous Memory Read Timing (ARDY Used)

ASYNCHRONOUS MEMORY TIMING (CONTINUED)




Figure 19. Asynchronous Memory Write Timing (ARDY Not Used)




Figure 20. Asynchronous Memory Write Timing (ARDY Used)

SYNCHRONOUS-BURST MEMORY TIMING

timing requirements for synchronous-burst SRAM cycles (see Figure 21)

			-200		
NO.		M	MIN MA	MAX	UNIT
7	t _{su(EDV-CKO2H)} Setup time, read EDx valid before CLKOUT2 high	2	.5		ns
8	t _{h(CKO2H-EDV)} Hold time, read EDx valid after CLKOUT2 high	1	.5		ns

switching characteristics over recommended operating conditions for synchronous-burst SRAM cycles^{†‡} (see Figure 21 and Figure 22)


		DADAMETED		-200	
NO.	PARAMETER			MAX	UNIT
1	t _{osu(CEV-CKO2H)}	Output setup time, CEx valid before CLKOUT2 high	P - 0.8		ns
2	t _{oh(CKO2H-CEV)}	Output hold time, CEx valid after CLKOUT2 high	P - 4		ns
3	t _{osu(BEV-CKO2H)}	Output setup time, BEx valid before CLKOUT2 high	P - 0.8		ns
4	t _{oh(CKO2H-BEIV)}	Output hold time, BEx invalid after CLKOUT2 high	P - 4		ns
5	t _{osu(EAV-CKO2H)}	Output setup time, EAx valid before CLKOUT2 high	P - 0.8		ns
6	t _{oh(CKO2H-EAIV)}	Output hold time, EAx invalid after CLKOUT2 high	P - 4		ns
9	t _{osu(ADSV-CKO2H)}	Output setup time, SDCAS/SSADS valid before CLKOUT2 high	P - 0.8		ns
10	t _{oh(CKO2H-ADSV)}	Output hold time, SDCAS/SSADS valid after CLKOUT2 high	P - 4		ns
11	t _{osu(OEV-CKO2H)}	Output setup time, SDRAS/SSOE valid before CLKOUT2 high	P - 0.8		ns
12	t _{oh(CKO2H-OEV)}	Output hold time, SDRAS/SSOE valid after CLKOUT2 high	P - 4		ns
13	t _{osu(EDV-CKO2H)}	Output setup time, EDx valid before CLKOUT2 high§	P - 1		ns
14	t _{oh(CKO2H-EDIV)}	Output hold time, EDx invalid after CLKOUT2 high	P - 4		ns
15	t _{osu(WEV-CKO2H)}	Output setup time, SDWE/SSWE valid before CLKOUT2 high	P - 0.8		ns
16	t _{oh(CKO2H-WEV)}	Output hold time, SDWE/SSWE valid after CLKOUT2 high	P - 4		ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

^{*} SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.


[§] For the first write in a series of one or more consecutive adjacent writes, the write data is generated one CLKOUT2 cycle early to accommodate the ED enable time.

SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)



[†] SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.

Figure 21. SBSRAM Read Timing



[†] SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.

Figure 22. SBSRAM Write Timing

SYNCHRONOUS DRAM TIMING

timing requirements for synchronous DRAM cycles (see Figure 23)

NO	NO.		-200		
NO.			MIN	MIN MAX	UNIT
7	t _{su(EDV-CKO2H)} Se	etup time, read EDx valid before CLKOUT2 high	1.25		ns
8	t _{h(CKO2H-EDV)} Ho	old time, read EDx valid after CLKOUT2 high	3		ns

switching characteristics over recommended operating conditions for synchronous DRAM cycles^{†‡} (see Figure 23-Figure 28)


	DADAMETED		-200		LIAUT
NO.		PARAMETER	MIN I	XAN	UNIT
1	t _{osu(CEV-CKO2H)}	Output setup time, CEx valid before CLKOUT2 high	P - 1		ns
2	toh(CKO2H-CEV)	Output hold time, CEx valid after CLKOUT2 high	P - 3.5		ns
3	t _{osu(BEV-CKO2H)}	Output setup time, BEx valid before CLKOUT2 high	P - 1		ns
4	t _{oh(CKO2H-BEIV)}	Output hold time, BEx invalid after CLKOUT2 high	P - 3.5		ns
5	t _{osu(EAV-CKO2H)}	Output setup time, EAx valid before CLKOUT2 high	P - 1		ns
6	t _{oh(CKO2H-EAIV)}	Output hold time, EAx invalid after CLKOUT2 high	P - 3.5		ns
9	t _{osu(CASV-CKO2H)}	Output setup time, SDCAS/SSADS valid before CLKOUT2 high	P - 1		ns
10	toh(CKO2H-CASV)	Output hold time, SDCAS/SSADS valid after CLKOUT2 high	P - 3.5		ns
11	t _{osu(EDV-CKO2H)}	Output setup time, EDx valid before CLKOUT2 high§	P - 3		ns
12	t _{oh(CKO2H-EDIV)}	Output hold time, EDx invalid after CLKOUT2 high	P - 3.5		ns
13	t _{osu(WEV-CKO2H)}	Output setup time, SDWE/SSWE valid before CLKOUT2 high	P - 1		ns
14	t _{oh(CKO2H-WEV)}	Output hold time, SDWE/SSWE valid after CLKOUT2 high	P - 3.5		ns
15	t _{osu(SDA10V-CKO2H)}	Output setup time, SDA10 valid before CLKOUT2 high	P - 1		ns
16	toh(CKO2H-SDA10IV)	Output hold time, SDA10 invalid after CLKOUT2 high	P - 3.5		ns
17	t _{osu(RASV-CKO2H)}	Output setup time, SDRAS/SSOE valid before CLKOUT2 high	P - 1		ns
18	toh(CKO2H-RASV)	Output hold time, SDRAS/SSOE valid after CLKOUT2 high	P - 3.5		ns

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

^{*} SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.


[§] For the first write in a series of one or more consecutive adjacent writes, the write data is generated one CLKOUT2 cycle early to accommodate the ED enable time.

SYNCHRONOUS DRAM TIMING (CONTINUED)



[†] SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.

Figure 23. Three SDRAM READ Commands




[†] SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.

Figure 24. Three SDRAM WRT Commands




SYNCHRONOUS DRAM TIMING (CONTINUED)



[†] SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.

Figure 25. SDRAM ACTV Command




 $^{^{\}dagger} \overline{\text{SDCAS}/\text{SSADS}}, \overline{\text{SDRAS}/\text{SSOE}}, \text{ and } \overline{\text{SDWE}/\text{SSWE}} \text{ operate as } \overline{\text{SDCAS}}, \overline{\text{SDRAS}}, \text{ and } \overline{\text{SDWE}}, \text{ respectively, during SDRAM accesses.}$

Figure 26. SDRAM DCAB Command




SYNCHRONOUS DRAM TIMING (CONTINUED)



[†] SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.

Figure 27. SDRAM REFR Command



[†] SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.

Figure 28. SDRAM MRS Command

HOLD/HOLDA TIMING

timing requirements for the HOLD/HOLDA cycles[†] (see Figure 29)

NO	NO.		-200		
NO.		MIN	MAX	UNIT	
3	t _{oh(HOLDAL-HOLDL)} Output hold time, HOLD low after HOLDA low	Р		ns	


 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

switching characteristics over recommended operating conditions for the HOLD/HOLDA cycles^{†‡} (see Figure 29)

NO.	PARAMETER -				
					UNIT
1	t _{d(HOLDL-EMHZ)}	Delay time, HOLD low to EMIF Bus high impedance	4P	§	ns
2	t _d (EMHZ-HOLDAL)	Delay time, EMIF Bus high impedance to HOLDA low	0	2P	ns
4	t _d (HOLDH-EMLZ)	Delay time, HOLD high to EMIF Bus low impedance	3P	7P	ns
5	t _d (EMLZ-HOLDAH)	Delay time, EMIF Bus low impedance to HOLDA high	0	2P	ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

[§] All pending EMIF transactions are allowed to complete before HOLDA is asserted. The worst case for this is an asynchronous read or write with external ARDY used or a minimum of eight consecutive SDRAM reads or writes when RBTR8 = 1. If no bus transactions are occurring, then the minimum delay time can be achieved. Also, bus hold can be indefinitely delayed by setting NOHOLD = 1.



[†] EMIF Bus consists of CE[3:0], BE[3:0], ED[31:0], EA[21:2], ARE, AOE, AWE, SDCAS/SSADS, SDRAS/SSOE, SDWE/SSWE, and SDA10.

Figure 29. HOLD/HOLDA Timing

[‡] EMIF Bus consists of CE[3:0], BE[3:0], ED[31:0], EA[21:2], ARE, AOE, AWE, SDCAS/SSADS, SDRAS/SSOE, SDWE/SSWE, and SDA10.

RESET TIMING

timing requirements for reset[†] (see Figure 30)

No.			-200		
NO.				MAX	UNIT
1	t _{w(RST)}	Width of the RESET pulse (PLL stable)‡	10P		ns
		Width of the RESET pulse (PLL needs to sync up)§	250		μS
10	t _{su(XD)}	Setup time, XD configuration bits valid before RESET high¶	5P		ns
11	t _{h(XD)}	Hold time, XD configuration bits valid after RESET high¶	5P		ns

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

switching characteristics over recommended operating conditions during reset^{†#} (see Figure 30)

NO	PARAMETER		-200		
NO.			MIN	MAX	UNIT
2	t _{d(RSTL-CKO2IV)}	Delay time, RESET low to CLKOUT2 invalid	Р		ns
3	t _{d(RSTH-CKO2V)}	Delay time, RESET high to CLKOUT2 valid		4P	ns
4	t _{d(RSTL-HIGHIV)}	Delay time, RESET low to high group invalid	Р		ns
5	t _{d(RSTH-HIGHV)}	Delay time, RESET high to high group valid		4P	ns
6	t _{d(RSTL-LOWIV)}	Delay time, RESET low to low group invalid	Р		ns
7	t _{d(RSTH-LOWV)}	Delay time, RESET high to low group valid		4P	ns
8	t _{d(RSTL-ZHZ)}	Delay time, RESET low to Z group high impedance	Р		ns
9	t _{d(RSTH-ZV)}	Delay time, RESET high to Z group valid		4P	ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

Low group consists of: IACK, INUM[3:0], DMAC[3:0], PD, TOUT0, and TOUT1.

Z group consists of: EA[21:2], ED[31:0], $\overline{\text{CE}[3:0]}$, $\overline{\text{BE}[3:0]}$, $\overline{\text{ARE}}$, $\overline{\text{AVE}}$, $\overline{\text{AOE}}$, $\overline{\text{SDCAS/SSADS}}$, $\overline{\text{SDRAS/SSOE}}$, $\overline{\text{SDWE/SSWE}}$,

SDA10, CLKX0, CLKX1, FSX0, FSX1, DX0, DX1, CLKR0, CLKR1, FSR0, FSR1, XCE[3:0], XBE[3:0], XB[5:2],

XOE, XRE, XWE/XWAIT, XAS, XW/R, XRDY, XBLAST, XHOLD, and XHOLDA.




[‡] This parameter applies to CLKMODE x1 when CLKIN is stable, and applies to CLKMODE x4 when CLKIN and PLL are stable.

[§] This parameter applies to CLKMODE x4 only (it does not apply to CLKMODE x1). The RESET signal is not connected internally to the Clock PLL circuit. The PLL requires a minimum of 250 µs to stabilize following device power up or after PLL configuration has been changed. During that time, RESET must be asserted to ensure proper device operation. See the *clock PLL* section for PLL lock times.

[¶] XD[31:0] are the boot configuration pins during device reset.

[#] High group consists of: XFCLK, HOLDA

RESET TIMING (CONTINUED)



[†] High group consists of:

XFCLK, HOLDA

Low group consists of: IACK, INUM[3:0], DMAC[3:0], PD, TOUT0, and TOUT1.

Z group consists of:

EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE, AWE, AOE, SDCAS/SSADS, SDRAS/SSOE, SDWE/SSWE, SDA10, CLKX0, CLKX1, FSX0, FSX1, DX0, DX1, CLKR0, CLKR1, FSR0, FSR1, XCE[3:0], XBE[3:0]/XA[5:2],

XOE, XRE, XWE/XWAIT, XAS, XW/R, XRDY, XBLAST, XHOLD, and XHOLDA.

Figure 30. Reset Timing

[‡] XD[31:0] are the boot configuration pins during device reset.

EXTERNAL INTERRUPT TIMING

timing requirements for interrupt response cycles[†] (see Figure 31)

, uo	NO.		-200	
NO.		MIN	MAX	UNIT
2	t _{w(ILOW)} Width of the interrupt pulse low	2P		ns
3	t _{w(IHIGH)} Width of the interrupt pulse high	2P		ns

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

switching characteristics over recommended operating conditions during interrupt response cycles[†] (see Figure 31)

NO.	PARAMETER		-200		
			MIN	MAX	UNIT
1	t _{R(EINTH} - IACKH)	Response time, EXT_INTx high to IACK high	9P		ns
4	t _d (CKO2L-IACKV)	Delay time, CLKOUT2 low to IACK valid	0	10	ns
5	t _d (CKO2L-INUMV)	Delay time, CLKOUT2 low to INUMx valid	0	10	ns
6	t _d (CKO2L-INUMIV)	Delay time, CLKOUT2 low to INUMx invalid	0	10	ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.




Figure 31. Interrupt Timing

EXPANSION BUS SYNCHRONOUS FIFO TIMING

timing requirements for synchronous FIFO interface (see Figure 32, Figure 33, and Figure 34)


NO	NO.		-200		
NO.			MIN MAX	UNIT	
5	t _{su(XDV-XFCKH)} Setup	time, read XDx valid before XFCLK high	3.5		ns
6	t _{h(XFCKH-XDV)} Hold t	ime, read XDx valid after XFCLK high	2		ns

switching characteristics over recommended operating conditions for synchronous FIFO interface (see Figure 32, Figure 33, and Figure 34)

NO	PARAMETER		-200		
NO.			MIN	MAX	UNIT
1	t _{d(XFCKH-XCEV)}	Delay time, XFCLK high to XCEx valid	1	7	ns
2	t _{d(XFCKH-XAV)}	Delay time, XFCLK high to XBE[3:0]/XA[5:2] valid [†]	1	7	ns
3	t _{d(XFCKH-XOEV)}	Delay time, XFCLK high to XOE valid	1	7	ns
4	t _{d(XFCKH-XREV)}	Delay time, XFCLK high to XRE valid	1	7	ns
7	t _{d(XFCKH-XWEV)}	Delay time, XFCLK high to XWE/XWAIT‡ valid	1	7	ns
8	t _{d(XFCKH-XDV)}	Delay time, XFCLK high to XDx valid		9	ns
9	t _{d(XFCKH-XDIV)}	Delay time, XFCLK high to XDx invalid	1		ns

[†] XBE[3:0]/XA[5:2] operate as address signals XA[5:2] during synchronous FIFO accesses.

^{*} XWE/XWAIT operates as the write-enable signal XWE during synchronous FIFO accesses.



[†] FIFO read (glueless) mode only available in XCE3.


Figure 32. FIFO Read Timing (Glueless Read Mode)



[‡] XBE[3:0]/XA[5:2] operate as address signals XA[5:2] during synchronous FIFO accesses.


[§] XWE/XWAIT operates as the write-enable signal XWE during synchronous FIFO accesses.

EXPANSION BUS SYNCHRONOUS FIFO TIMING (CONTINUED)



[†] XBE[3:0]/XA[5:2] operate as address signals XA[5:2] during synchronous FIFO accesses.

Figure 33. FIFO Read Timing



[†] XBE[3:0]/XA[5:2] operate as address signals XA[5:2] during synchronous FIFO accesses.

Figure 34. FIFO Write Timing

[‡] XWE/XWAIT operates as the write-enable signal XWE during synchronous FIFO accesses.

[‡] XWE/XWAIT operates as the write-enable signal XWE during synchronous FIFO accesses.

EXPANSION BUS ASYNCHRONOUS PERIPHERAL TIMING

timing requirements for asynchronous peripheral cycles^{†‡§¶} (see Figure 35-Figure 38)

			-200		
NO.			MIN	MAX	UNIT
3	t _{su(XDV-XREH)}	Setup time, XDx valid before XRE high	8.5		ns
4	t _{h(XREH-XDV)}	Hold time, XDx valid after XRE high	1		ns
6	t _{su(XRDYH-XREL)}	Setup time, XRDY high before XRE low	-[(RST - 3) * P - 10]		ns
7	t _{h(XREL-XRDYH)}	Hold time, XRDY high after XRE low	(RST - 3) * P + 2		ns
9	t _{su(XRDYL-XREL)}	Setup time, XRDY low before XRE low	-[(RST - 3) * P - 6]		ns
10	t _{h(XREL-XRDYL)}	Hold time, XRDY low after XRE low	(RST - 3) * P + 2		ns
11	t _{w(XRDYH)}	Pulse width, XRDY high	2P		ns
15	t _{su(XRDYH-XWEL)}	Setup time, XRDY high before XWE low	-[(WST - 3) * P - 10]		ns
16	t _{h(XWEL-XRDYH)}	Hold time, XRDY high after XWE low	(WST - 3) * P + 2		ns
18	t _{su(XRDYL-XWEL)}	Setup time, XRDY low before XWE low	-[(WST - 3) * P - 6]		ns
19	t _{h(XWEL-XRDYL)}	Hold time, XRDY low after XWE low	(WST - 3) * P + 2		ns

[†] To ensure data setup time, simply program the strobe width wide enough. XRDY is internally synchronized. If XRDY does meet setup or hold time, it may be recognized in the current cycle or the next cycle. Thus, XRDY can be an asynchronous input.

switching characteristics over recommended operating conditions for asynchronous peripheral cycles^{द#} (see Figure 35-Figure 38)

NO.	PARAMETER		-200			UNIT
NO.			MIN	TYP	MAX	UNII
1	t _{osu(SELV-XREL)}	Output setup time, select signals valid to XRE low	RS * P - 2			ns
2	toh(XREH-SELIV)	Output hold time, XRE low to select signals invalid	RH * P - 2			ns
5	t _{w(XREL)}	Pulse width, XRE low		RST * P		ns
8	t _{d(XRDYH-XREH)}	Delay time, XRDY high to XRE high	3P		4P + 5	ns
12	t _{osu(SELV-XWEL)}	Output setup time, select signals valid to XWE low	WS * P - 2			ns
13	toh(XWEH-SELIV)	Output hold time, XWE low to select signals invalid	WH * P - 2			ns
14	t _{w(XWEL)}	Pulse width, XWE low		WST * P	·	ns
17	t _{d(XRDYH-XWEH)}	Delay time, XRDY high to XWE high	3P		4P + 5	ns

[‡] RS = Read Setup, RST = Read Strobe, RH = Read Hold, WS = Write Setup, WST = Write Strobe, WH = Write Hold. These parameters are programmed via the XBUS XCE space control registers.



^{*} RS = Read Setup, RST = Read Strobe, RH = Read Hold, WS = Write Setup, WST = Write Strobe, WH = Write Hold. These parameters are programmed via the XBUS XCE space control registers.

P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.


The sum of RS and RST (or WS and WST) must be a minimum of 4 in order to use XRDY input to extend strobe width.

P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

The sum of RS and RST (or WS and WST) must be a minimum of 4 in order to use XRDY input to extend strobe width.


[#] Select signals include: XCEx, XBE[3:0]/XA[5:2], XOE; and for writes, include XD[31:0], with the exception that XCEx can stay active for an additional 7P ns following the end of the cycle.

EXPANSION BUS ASYNCHRONOUS PERIPHERAL TIMING (CONTINUED)



[†] XBE[3:0]/XA[5:2] operate as address signals XA[5:2] during expansion bus asynchronous peripheral accesses.

Figure 35. Expansion Bus Asynchronous Peripheral Read Timing (XRDY Not Used)



[†] XBE[3:0]/XA[5:2] operate as address signals XA[5:2] during expansion bus asynchronous peripheral accesses.

Figure 36. Expansion Bus Asynchronous Peripheral Read Timing (XRDY Used)


[‡] XWE/XWAIT operates as the write-enable signal XWE during expansion bus asynchronous peripheral accesses.

[§] XRDY operates as active-high ready input during expansion bus asynchronous peripheral accesses.

[‡] XWE/XWAIT operates as the write-enable signal XWE during expansion bus asynchronous peripheral accesses.


[§] XRDY operates as active-high ready input during expansion bus asynchronous peripheral accesses.

EXPANSION BUS ASYNCHRONOUS PERIPHERAL TIMING (CONTINUED)



[†] XBE[3:0]/XA[5:2] operate as address signals XA[5:2] during expansion bus asynchronous peripheral accesses.

Figure 37. Expansion Bus Asynchronous Peripheral Write Timing (XRDY Not Used)



[†] XBE[3:0]/XA[5:2] operate as address signals XA[5:2] during expansion bus asynchronous peripheral accesses.

Figure 38. Expansion Bus Asynchronous Peripheral Write Timing (XRDY Used)

[‡] XWE/XWAIT operates as the write-enable signal XWE during expansion bus asynchronous peripheral accesses.

[§] XRDY operates as active-high ready input during expansion bus asynchronous peripheral accesses.

[‡] XWE/XWAIT operates as the write-enable signal XWE during expansion bus asynchronous peripheral accesses.

[§] XRDY operates as active-high ready input during expansion bus asynchronous peripheral accesses.

EXPANSION BUS SYNCHRONOUS HOST-PORT TIMING

timing requirements with external device as bus master (see Figure 39 and Figure 40)

			-20	00	
NO.			MIN	MAX	UNIT
1	t _{su(XCSV-XCKIH)}	Setup time, XCS valid before XCLKIN high	3.5		ns
2	t _{h(XCKIH-XCS)}	Hold time, XCS valid after XCLKIN high	2.8		ns
3	t _{su(XAS-XCKIH)}	Setup time, XAS valid before XCLKIN high	3.5		ns
4	t _{h(XCKIH-XAS)}	Hold time, XAS valid after XCLKIN high	2.8		ns
5	t _{su(XCTL-XCKIH)}	Setup time, XCNTL valid before XCLKIN high	3.5		ns
6	t _{h(XCKIH-XCTL)}	Hold time, XCNTL valid after XCLKIN high	2.8		ns
7	t _{su(XWR-XCKIH)}	Setup time, XW/R valid before XCLKIN high [†]	3.5		ns
8	t _{h(XCKIH-XWR)}	Hold time, XW/R valid after XCLKIN high [†]	2.8		ns
9	t _{su(XBLTV-XCKIH)}	Setup time, XBLAST valid before XCLKIN high [‡]	3.5		ns
10	t _{h(XCKIH-XBLTV)}	Hold time, XBLAST valid after XCLKIN high [‡]	2.8		ns
16	t _{su(XBEV-XCKIH)}	Setup time, XBE[3:0]/XA[5:2] valid before XCLKIN high§	3.5		ns
17	t _{h(XCKIH-XBEV)}	Hold time, XBE[3:0]/XA[5:2] valid after XCLKIN high [§]	2.8		ns
18	t _{su(XD-XCKIH)}	Setup time, XDx valid before XCLKIN high	3.5		ns
19	t _{h(XCKIH-XD)}	Hold time, XDx valid after XCLKIN high	2.8		ns

[†] XW/R input/output polarity selected at boot.

switching characteristics over recommended operating conditions with external device as bus master[¶] (see Figure 39 and Figure 40)


NO	PARAMETER		-		
NO.			MIN	MAX	UNIT
11	t _{d(XCKIH-XDLZ)}	Delay time, XCLKIN high to XDx low impedance	0		ns
12	t _{d(XCKIH-XDV)}	Delay time, XCLKIN high to XDx valid		16.5	ns
13	t _{d(XCKIH-XDIV)}	Delay time, XCLKIN high to XDx invalid	5		ns
14	t _{d(XCKIH-XDHZ)}	Delay time, XCLKIN high to XDx high impedance		4P	ns
15	t _{d(XCKIH-XRY)}	Delay time, XCLKIN high to XRDY invalid#	5	16.5	ns
20	t _{d(XCKIH-XRYLZ)}	Delay time, XCLKIN high to XRDY low impedance	5	16.5	ns
21	t _{d(XCKIH-XRYHZ)}	Delay time, XCLKIN high to XRDY high impedance#	2P + 5	3P + 16.5	ns

 $[\]P$ P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

[‡] XBLAST input polarity selected at boot.

[§] XBE[3:0]/XA[5:2] operate as byte-enables XBE[3:0] during host-port accesses.

[#] XRDY operates as active-low ready input/output during host-port accesses.



[†] XW/R input/output polarity selected at boot


Figure 39. External Host as Bus Master—Read

[‡] XBE[3:0]/XA[5:2] operate as byte-enables XBE[3:0] during host-port accesses.

[§] XBLAST input polarity selected at boot

[¶] XRDY operates as active-low ready input/output during host-port accesses.

EXPANSION BUS SYNCHRONOUS HOST-PORT TIMING (CONTINUED)



[†] XW/R input/output polarity selected at boot

Figure 40. External Host as Bus Master—Write

[‡] XBE[3:0]/XA[5:2] operate as byte-enables XBE[3:0] during host-port accesses. § XBLAST input polarity selected at boot

 $[\]P$ XRDY operates as active-low ready input/output during host-port accesses.

EXPANSION BUS SYNCHRONOUS HOST-PORT TIMING (CONTINUED)

timing requirements with C62x[™] as bus master (see Figure 41, Figure 42, and Figure 43)

			-200		
NO.			MIN	MAX	UNIT
9	t _{su(XDV-XCKIH)}	Setup time, XDx valid before XCLKIN high	3.5		ns
10	t _{h(XCKIH-XDV)}	Hold time, XDx valid after XCLKIN high	2.8		ns
11	t _{su(XRY-XCKIH)}	Setup time, XRDY valid before XCLKIN high [†]	3.5		ns
12	t _{h(XCKIH-XRY)}	Hold time, XRDY valid after XCLKIN high [†]	2.8		ns
14	t _{su(XBFF-XCKIH)}	Setup time, XBOFF valid before XCLKIN high	3.5		ns
15	t _{h(XCKIH-XBFF)}	Hold time, XBOFF valid after XCLKIN high	2.8		ns

[†] XRDY operates as active-low ready input/output during host-port accesses.

switching characteristics over recommended operating conditions with C62x[™] as bus master (see Figure 41, Figure 42, and Figure 43)


NO	DADAMETED		-20	-200	
NO.		PARAMETER	MIN	MAX	UNIT
1	t _{d(XCKIH-XASV)}	Delay time, XCLKIN high to XAS valid	5	16.5	ns
2	t _d (XCKIH-XWRV)	Delay time, XCLKIN high to XW/R valid [‡]	5	16.5	ns
3	t _{d(XCKIH-XBLTV)}	Delay time, XCLKIN high to XBLAST valid§	5	16.5	ns
4	t _{d(XCKIH-XBEV)}	Delay time, XCLKIN high to XBE[3:0]/XA[5:2] valid [¶]	5	16.5	ns
5	t _{d(XCKIH-XDLZ)}	Delay time, XCLKIN high to XDx low impedance	0		ns
6	t _{d(XCKIH-XDV)}	Delay time, XCLKIN high to XDx valid		16.5	ns
7	t _d (XCKIH-XDIV)	Delay time, XCLKIN high to XDx invalid	5		ns
8	t _{d(XCKIH-XDHZ)}	Delay time, XCLKIN high to XDx high impedance		4P	ns
13	t _d (XCKIH-XWTV)	Delay time, XCLKIN high to XWE/XWAIT valid#	5	16.5	ns

[‡] XW/R input/output polarity selected at boot.

[§] XBLAST output polarity is always active low.


[¶] XBE[3:0]/XA[5:2] operate as byte-enables XBE[3:0] during host-port accesses.

[#] XWE/XWAIT operates as XWAIT output signal during host-port accesses.



[†] XW/R input/output polarity selected at boot

TWE/XWAIT operates as XWAIT output signal during host-port accesses.



[†] XW/R input/output polarity selected at boot

Figure 42. C62x[™] as Bus Master—Write




[‡] XBLAST output polarity is always active low.

[§] XBE[3:0]/XA[5:2] operate as byte-enables XBE[3:0] during host-port accesses.

[‡] XBLAST output polarity is always active low.

[§] XBE[3:0]/XA[5:2] operate as byte-enables XBE[3:0] during host-port accesses.

TWE/XWAIT operates as XWAIT output signal during host-port accesses.



[†] XW/R input/output polarity selected at boot

XHOLDA#

Figure 43. C62x[™] as Bus Master—BOFF Operation

[‡] XBLAST output polarity is always active low.

 $[\]S$ $\overline{XBE[3:0]}/XA[5:2]$ operate as byte-enables $\overline{XBE[3:0]}$ during host-port accesses.

[¶] Internal arbiter enabled

[#] External arbiter enabled

This diagram illustrates XBOFF timing. Bus arbitration timing is shown in Figure 46 and Figure 47.

EXPANSION BUS ASYNCHRONOUS HOST-PORT TIMING

timing requirements with external device as asynchronous bus master[†] (see Figure 44 and Figure 45)

			-20	0	
NO.			MIN	MAX	UNIT
1	t _{w(XCSL)}	Pulse duration, XCS low	4P		ns
2	t _{w(XCSH)}	Pulse duration, XCS high	4P		ns
3	t _{su(XSEL-XCSL)}	Setup time, expansion bus select signals ‡ valid before $\overline{\text{XCS}}$ low	1		ns
4	t _{h(XCSL-XSEL)}	Hold time, expansion bus select signals ‡ valid after $\overline{\text{XCS}}$ low	3		ns
10	t _{h(XRYL-XCSL)}	Hold time, XCS low after XRDY low	P + 1.5		ns
11	t _{su(XBEV-XCSH)}	Setup time, XBE[3:0]/XA[5:2] valid before XCS high§	1		ns
12	t _{h(XCSH-XBEV)}	Hold time, XBE[3:0]/XA[5:2] valid after XCS high§	3		ns
13	t _{su(XDV-XCSH)}	Setup time, XDx valid before XCS high	1		ns
14	t _{h(XCSH-XDV)}	Hold time, XDx valid after XCS high	3	•	ns

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

switching characteristics over recommended operating conditions with external device as asynchronous bus master[†] (see Figure 44 and Figure 45)


	DADAMETED		-200		
NO.		PARAMETER	MIN	MAX	UNIT
5	t _{d(XCSL-XDLZ)} Delay	time, XCS low to XDx low impedance	0		ns
6	t _{d(XCSH-XDIV)} Delay	time, XCS high to XDx invalid	0	12	ns
7	t _{d(XCSH-XDHZ)} Delay	time, XCS high to XDx high impedance		4P	ns
8	t _{d(XRYL-XDV)} Delay	time, XRDY low to XDx valid		1	ns
9	t _{d(XCSH-XRYH)} Delay	time, XCS high to XRDY high	0	12	ns

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

[‡] Expansion bus select signals include XCNTL and XR/W.


[§] XBE[3:0]/XA[5:2] operate as byte-enables XBE[3:0] during host-port accesses.

EXPANSION BUS ASYNCHRONOUS HOST-PORT TIMING (CONTINUED)



[†] $\overline{XBE[3:0]}/XA[5:2]$ operate as byte-enables $\overline{XBE[3:0]}$ during host-port accesses.

Figure 44. External Device as Asynchronous Master—Read



 $^{^{\}dagger}$ $\overline{\text{XBE}[3:0]}/\text{XA}[5:2]$ operate as byte-enables $\overline{\text{XBE}[3:0]}$ during host-port accesses.

Figure 45. External Device as Asynchronous Master—Write

[‡] XW/R input/output polarity selected at boot

[‡] XW/R input/output polarity selected at boot

XHOLD/XHOLDA TIMING

timing requirements for expansion bus arbitration (internal arbiter enabled)[†] (see Figure 46)

NO		-20	0	
NO.		MIN	MAX	UNIT
3	t _{oh(XHDAH-XHDH)} Output hold time, XHOLD high after XHOLDA high	Р		ns


 $[\]overline{}^{\dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

switching characteristics over recommended operating conditions for expansion bus arbitration (internal arbiter enabled)^{†‡} (see Figure 46)

NO	PARAMETER		-200		
NO.			MIN	MAX	UNIT
1	t _{d(XHDH-XBHZ)}	Delay time, XHOLD high to XBus high impedance	3P	§	ns
2	t _d (XBHZ-XHDAH)	Delay time, XBus high impedance to XHOLDA high	0	2P	ns
4	t _{d(XHDL-XHDAL)}	Delay time, XHOLD low to XHOLDA low	3P		ns
5	t _{d(XHDAL-XBLZ)}	Delay time, XHOLDA low to XBus low impedance	0	2P	ns

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

 $[\]S$ All pending XBus transactions are allowed to complete before XHOLDA is asserted.



[†] XBus consists of XBE[3:0]/XA[5:2], XAS, XW/R, and XBLAST.

Figure 46. Expansion Bus Arbitration—Internal Arbiter Enabled

[‡] XBus consists of XBE[3:0]/XA[5:2], XAS, XW/R, and XBLAST.


XHOLD/XHOLDA TIMING (CONTINUED)

switching characteristics over recommended operating conditions for expansion bus arbitration (internal arbiter disabled)[†] (see Figure 47)

No	DADAMETED		-200	
NO.	PARAMETER	MIM	MAX	UNIT
1	t _{d(XHDAH-XBLZ)} Delay time, XHOLDA high to XBus low im	pedance [‡] 2F	2P + 10	ns
2	t _{d(XBHZ-XHDL)} Delay time, XBus high impedance to XHO	LD low [‡]	2P	ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

[‡] XBus consists of XBE[3:0]/XA[5:2], XAS, XW/R, and XBLAST.



[†] XBus consists of XBE[3:0]/XA[5:2], XAS, XW/R, and XBLAST.

Figure 47. Expansion Bus Arbitration—Internal Arbiter Disabled

MULTICHANNEL BUFFERED SERIAL PORT TIMING

timing requirements for McBSP^{†‡} (see Figure 48)

				-20	00	
NO.				MIN	MAX	UNIT
2	t _{c(CKRX)}	Cycle time, CLKR/X	CLKR/X ext	2P [§]		ns
3	t _{w(CKRX)}	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X ext	P-1 [¶]		ns
_		Out of the control FOR high hafe an OLKR h	CLKR int	9		
5	t _{su(FRH-CKRL)}	Setup time, external FSR high before CLKR low CLK		2		ns
	t _{h(CKRL-FRH)}	Hold time, outgraph ESB high offer CLVB low	CLKR int	6		
6		Hold time, external FSR high after CLKR low	CLKR ext	3		ns
_		Catua tima DD valid hafara CLVD lavo	CLKR int	8		
7	t _{su(DRV-CKRL)}	Setup time, DR valid before CLKR low	CLKR ext	0.5		ns
		Hold time DD wollid offer OLVD law	CLKR int	4		
8	t _h (CKRL-DRV)	Hold time, DR valid after CLKR low	CLKR ext	3		ns
40		Out a firm a found FOV bink hafe a OHOV b	CLKX int	9		
10	t _{su} (FXH-CKXL)	Setup time, external FSX high before CLKX low	CLKX ext	2		ns
44	t _{h(CKXL-FXH)}	XL-FXH) Hold time, external FSX high after CLKX low	CLKX int	6		
11			CLKX ext	3		ns

[†] CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

 $^{^{\}ddagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

[§] The maximum bit rate for the C6204 devices is 100 Mbps or CPU/2 (the slower of the two). Care must be taken to ensure that the AC timings specified in this data sheet are met. The maximum bit rate for McBSP-to-McBSP communications is 100 MHz; therefore, the minimum CLKR/X clock cycle is either twice the CPU cycle time (2P), or 10 ns (100 MHz), whichever value is larger. For example, when running parts at 200 MHz (P = 5 ns), use 10 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 100 MHz (P = 10 ns), use 2P = 20 ns (50 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies when the serial port is a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a slave.

The minimum CLKR/X pulse duration is either (P-1) or 4 ns, whichever is larger. For example, when running parts at 200 MHz (P = 5 ns), use 4 ns as the minimum CLKR/X pulse duration. When running parts at 100 MHz (P = 10 ns), use (P-1) = 9 ns as the minimum CLKR/X pulse duration.

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

switching characteristics over recommended operating conditions for McBSP^{†‡} (see Figure 48)

				-200		
NO.		PARAMETER		MIN	MAX	UNIT
1	t _d (CKSH-CKRXH)	Delay time, CLKS high to CLKR/X high for internal CLKR/X generated from CLKS input		3	12	ns
2	t _{c(CKRX)}	Cycle time, CLKR/X	CLKR/X int	2P-2 ^{§¶}		ns
3	t _{w(CKRX)}	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X int	C - 2#	C + 2 [#]	ns
4	t _{d(CKRH-FRV)}	Delay time, CLKR high to internal FSR valid	CLKR int	-3	3	ns
	t _{d(CKXH-FXV)}	(H-FXV) Delay time, CLKX high to internal FSX valid	CLKX int	-3	3	
9			CLKX ext	3	9	ns
4.0		Disable time, DX high impedance following last data bit from	CLKX int	-1	5	
12	t _{dis} (CKXH-DXHZ)	CLKX high	CLKX ext	2	9	ns
	_		CLKX int	-1	4	
13	t _{d(CKXH-DXV)} Delay time, CLKX high to DX valid	CLKX ext	2	11	ns	
		Delay time, FSX high to DX valid ONLY applies when in data delay 0 (XDATDLY = 00b) mode.	FSX int	-1	5	
14	t _{d(FXH-DXV)}		FSX ext	2	12	ns

[†] CLKRP = CLKXP = FSRP = FSXP = 0. If the polarity of any of the signals is inverted, then the timing references of that signal are also inverted.

S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

= sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the 100-MHz limit.

[‡] Minimum delay times also represent minimum output hold times.

P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

The maximum bit rate for the C6204 devices is 100 Mbps or CPU/2 (the slower of the two). Care must be taken to ensure that the AC timings specified in this data sheet are met. The maximum bit rate for McBSP-to-McBSP communications is 100 MHz; therefore, the minimum CLKR/X clock cycle is either twice the CPU cycle time (2P), or 10 ns (100 MHz), whichever value is larger. For example, when running parts at 200 MHz (P = 5 ns), use 10 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 100 MHz (P = 10 ns), use 2P = 20 ns (50 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies when the serial port is a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a slave.

 $^{^{\#}}C = HorL$




Figure 48. McBSP Timings

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for FSR when GSYNC = 1 (see Figure 49)

NO			-20	0	
NO.			MIN	MAX	UNIT
1	t _{su(FRH-CKSH)}	Setup time, FSR high before CLKS high	4		ns
2	t _{h(CKSH-FRH)}	Hold time, FSR high after CLKS high	4		ns




Figure 49. FSR Timing When GSYNC = 1

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, $CLKXP = 0^{+}$ (see Figure 50)

			-2	200		
NO.		MAS	TER	SLA	VE	UNIT
		MIN	MAX	MIN	MAX	
4	t _{su(DRV-CKXL)} Setup time, DR valid before CLKX low	12		2 - 3P		ns
5	$t_{h(CKXL\text{-}DRV)}$ Hold time, DR valid after CLKX low	4		6 + 6P		ns

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = $0^{\dagger \ddagger}$ (see Figure 50)

				-200				
NO.		PARAMETER	MAS	MASTER§		AVE	UNIT	
			MIN	MAX	MIN	MAX		
1	t _{h(CKXL-FXL)}	Hold time, FSX low after CLKX low [¶]	T - 3	T + 5			ns	
2	t _{d(FXL-CKXH)}	Delay time, FSX low to CLKX high#	L - 4	L + 5			ns	
3	t _{d(CKXH-DXV)}	Delay time, CLKX high to DX valid	-4	5	3P + 3	5P + 17	ns	
6	t _{dis(CKXL-DXHZ)}	Disable time, DX high impedance following last data bit from CLKX low	L - 2	L + 3			ns	
7	t _{dis(FXH-DXHZ)}	Disable time, DX high impedance following last data bit from FSX high			P + 3	3P + 17	ns	
8	t _{d(FXL-DXV)}	Delay time, FSX low to DX valid			2P + 2	4P + 17	ns	

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the 100-MHz limit.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[§] S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

⁼ sample rate generator input clock = P clks if CLKSM = 0 (P clks = CLKS period)

T = CLKX period = (1 + CLKGDV) * S

FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

[#] FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 50. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $0^{+\frac{1}{2}}$ (see Figure 51)

				-2	200		
NO.			MAS	ΓER	SLA	/E	UNIT
			MIN	MAX	MIN	MAX	
4	t _{su(DRV-CKXH)} Setup time, DR valid befo	re CLKX high	12		2 - 3P		ns
5	t _{h(CKXH-DRV)} Hold time, DR valid after	CLKX high	4		5 + 6P		ns

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $0^{\dagger \ddagger}$ (see Figure 51)

				-200					
NO.		PARAMETER	MAS	TER§	SL	UNIT			
			MIN	MAX	MIN	MAX			
1	t _{h(CKXL-FXL)}	Hold time, FSX low after CLKX low [¶]	L - 2	L + 3			ns		
2	t _{d(FXL-CKXH)}	Delay time, FSX low to CLKX high#	T - 2	T + 3			ns		
3	t _{d(CKXL-DXV)}	Delay time, CLKX low to DX valid	-2	4	3P + 4	5P + 17	ns		
6	t _{dis(CKXL-DXHZ)}	Disable time, DX high impedance following last data bit from CLKX low	-2	4	3P + 3	5P + 17	ns		
7	t _{d(FXL-DXV)}	Delay time, FSX low to DX valid	H - 2	H + 4	2P + 2	4P + 17	ns		

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero



[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[§] S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

⁼ sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) * S

CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the 100-MHz limit.

FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

[#] FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 51. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1^{†‡} (see Figure 52)

				-2	200		
NO.			MAST	ΓER	SLA	٧E	UNIT
			MIN	MAX	MIN	MAX	
4	$t_{su(DRV\text{-}CKXH)}$ Setup time, DR valid before CLK	< high	12		2 - 3P		ns
5	t _{h(CKXH-DRV)} Hold time, DR valid after CLKX h	gh	4		5 + 6P		ns

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = $1^{\dagger \ddagger}$ (see Figure 52)

NO.		PARAMETER			SLAVE		UNIT
			MIN	MAX	MIN	MAX	
1	t _{h(CKXH-FXL)}	Hold time, FSX low after CLKX high [¶]	T - 2	T + 3			ns
2	t _{d(FXL-CKXL)}	Delay time, FSX low to CLKX low#	H - 2	H + 3			ns
3	t _{d(CKXL-DXV)}	Delay time, CLKX low to DX valid	-2	4	3P + 4	5P + 17	ns
6	t _{dis(CKXH-DXHZ)}	Disable time, DX high impedance following last data bit from CLKX high	H - 2	H + 3			ns
7	t _{dis(FXH-DXHZ)}	Disable time, DX high impedance following last data bit from FSX high			P + 3	3P + 17	ns
8	t _{d(FXL-DXV)}	Delay time, FSX low to DX valid			2P + 2	4P + 17	ns

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the 100-MHz limit.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP



[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[§] S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

⁼ sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) * S

FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

[#] FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 52. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 1^{†‡} (see Figure 53)

			-2	200		
NO.		MAS	TER	SLA	VE	UNIT
		MIN	MAX	MIN	MAX	
4	$t_{su(DRV\text{-}CKXL)}$ Setup time, DR valid before CLKX low	12		2 - 3P		ns
5	t _{h(CKXL-DRV)} Hold time, DR valid after CLKX low	4		5 + 6P		ns

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $1^{\dagger \ddagger}$ (see Figure 53)

				-200				
NO.		PARAMETER	MAS	TER§	SL	UNIT		
			MIN	MAX	MIN	MAX		
1	t _{h(CKXH-FXL)}	Hold time, FSX low after CLKX high [¶]	H - 2	H + 3			ns	
2	t _{d(FXL-CKXL)}	Delay time, FSX low to CLKX low#	T - 2	T + 1			ns	
3	t _{d(CKXH-DXV)}	Delay time, CLKX high to DX valid	-2	4	3P + 4	5P + 17	ns	
6	t _{dis(CKXH-DXHZ)}	Disable time, DX high impedance following last data bit from CLKX high	-2	4	3P + 3	5P + 17	ns	
7	t _{d(FXL-DXV)}	Delay time, FSX low to DX valid	L - 2	L + 4	2P + 2	4P + 17	ns	

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero



[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[§] S = sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)

⁼ sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) * S

CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the 100-MHz limit.

FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

[#] FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 53. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1

DMAC, TIMER, POWER-DOWN TIMING

switching characteristics over recommended operating conditions for DMAC outputs[†] (see Figure 54)

	NO.	PARAMETER		-200		
				MAX	UNIT	
	1	t _{w(DMACH)} Pulse duration, DMAC high	2P-3		ns	

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.



Figure 54. DMAC Timing

timing requirements for timer inputs[†] (see Figure 55)

NO		-20	LINUT	
NO.		MIN	MAX	UNIT
1	t _{w(TINPH)} Pulse duration, TINP high	2P		ns
2	t _{w(TINPL)} Pulse duration, TINP low	2P		ns

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.

switching characteristics over recommended operating conditions for timer outputs[†] (see Figure 55)

NO	DADAMETED	-200		
NO.	PARAMETER	MIN	MAX	UNIT
3	t _{w(TOUTH)} Pulse duration, TOUT high	2P-3		ns
4	t _{w(TOUTL)} Pulse duration, TOUT low	2P-3		ns

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.




Figure 55. Timer Timing

DMAC, TIMER, POWER-DOWN TIMING (CONTINUED)

switching characteristics over recommended operating conditions for power-down outputs[†] (see Figure 56)

		-20		
NO.	PARAMETER	MIN	MAX	UNIT
1	t _{w(PDH)} Pulse duration, PD high	2P		ns

[†] P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.




Figure 56. Power-Down Timing

JTAG TEST-PORT TIMING

timing requirements for JTAG test port (see Figure 57)

NO			-20	0	
NO.		MIN	MAX	UNIT	
1	t _{c(TCK)}	Cycle time, TCK	35		ns
3	t _{su(TDIV-TCKH)}	Setup time, TDI/TMS/TRST valid before TCK high	11		ns
4	t _{h(TCKH-TDIV)}	Hold time, TDI/TMS/TRST valid after TCK high	9		ns

switching characteristics over recommended operating conditions for JTAG test port (see Figure 57)

NO	DADAMETED	-20	0	
NO.	PARAMETER		MAX	UNIT
2	t _{d(TCKL-TDOV)} Delay time, TCK low to TDO valid	-4.5	12	ns




Figure 57. JTAG Test-Port Timing

REVISION HISTORY

This data sheet revision history highlights the technical changes made to the SPR152B device-specific data sheet to make it an SPRS152C revision.

Scope: Applicable updates to the C62x device family, specifically relating to the C6204 device, have been incorporated.

PAGE(S) NO.	ADDITIONS/CHANGES/DELETIONS
All	Updated the title for literature number SPRU190 to: TMS320C6000 DSP Peripherals Overview Reference Guide
10	memory map summary: Changed the document reference in the last sentence of the paragraph.
11	peripheral register descriptions: Updated the information regarding the document reference.
16	DMA synchronization events: Updated the information regarding the document reference.
17	Table 13, C6202/02B DSP Interrupts: Changed the document reference in the second footnote to: TMS320C6000 DSP Interrupt Selector Reference Guide (literature number SPRU646)
36	Added the power-down mode logic section and accompanying information.
43	switching characteristics over recommended operating conditions for CLKOUT2 table: Removed NO. 1 (parameter $t_{c(CKO2)}$) from the table.

THERMAL/MECHANICAL DATA

The mechanical package diagrams that follow the tables reflect the most current released mechanical data available for the designated devices.

thermal resistance characteristics (GHK-288 S-PBGA package)

NO		°C/W	Air Flow (m/s†)
1	RΘ _{JC} Junction-to-case	9.5	N/A
2	RΘ _{JA} Junction-to-free air	26.5	0.00
3	RΘ _{JA} Junction-to-free air	23.9	0.50
4	RΘ _{JA} Junction-to-free air	22.6	1.00
5	RΘ _{JA} Junction-to-free air	21.3	2.00

[†] m/s = meters per second

thermal resistance characteristics (GLW-340 S-PBGA package)

NO		°C/W	Air Flow (m/s†)
1	RΘ _{JC} Junction-to-case	11.7	N/A
2	$R\Theta_{JA}$ Junction-to-free air	14.2	0.00
3	RΘ _{JA} Junction-to-free air	12.3	0.50
4	RΘ _{JA} Junction-to-free air	10.9	1.00
5	$R\Theta_{JA}$ Junction-to-free air	9.3	2.00

[†] m/s = meters per second



www.ti.com 28-Aug-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMS320C6204GWTA200	OBSOLETE	NFBGA	GWT	288		TBD	Call TI	Call TI	-40 to 105	TMS320 C6204GWT200 A	
TMS320C6204ZHK200	OBSOLETE	BGA MICROSTAR	ZHK	288		TBD	Call TI	Call TI		320C6204ZHK 200 TMS	
TMS320C6204ZWT200	OBSOLETE	NFBGA	ZWT	288		TBD	Call TI	Call TI	0 to 90	TMS 320C6204ZWT 200	
TMS320C6204ZWTA200	OBSOLETE	NFBGA	ZWT	288		TBD	Call TI	Call TI	-40 to 105	TMS320 C6204ZWT200 A	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

www.ti.com 28-Aug-2024


(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GHK (S-PBGA-N288)

PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.



GLW (S-PBGA-N340)

PLASTIC BALL GRID ARRAY (CAVITY DOWN)




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Thermally enhanced plastic package with heat slug (HSL).



ZHK (S-PBGA-N288)

PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. This is a lead-free solder ball design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated