TEXAS INSTRUMENTS

TPS2553-Q1

SLVSBD0B – NOVEMBER 2012 – REVISED JUNE 2020

TPS2553-Q1 Precision Adjustable Current-Limited Power-Distribution Switches

1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 1: –40°C to 125°C Ambient Operating Temperature Range
  - Device HBM ESD Classification Level H2
  - Device CDM ESD Classification Level C3B
- Up to 1.5-A Maximum Load Current
- ±6% Current-Limit Accuracy at 1.7 A (Typical)
- Meets Universal Serial Bus (USB) Current-Limiting Requirements
- Backwards Compatible With TPS2550/51 and TPS2551-Q1
- Adjustable Current-Limit, 75 mA–1300 mA (Typical)
- Constant-Current Version
- Fast Overcurrent Response - 2-μs (Typical)
- 85-mΩ High-Side MOSFET
- Reverse Input-Output Voltage Protection
- Operating Range: 2.5 V to 6.5 V
- Built-in Soft-Start
- 15 kV ESD Protection per IEC 61000-4-2 (With External Capacitance)
- See the TI Switch Portfolio

2 Applications

- Automotive ECU Supply Rail Power Distribution and Switching
- Automotive ECU Supply Rail Precision Current Limiting
- Power Distribution and Switching
- Precision Current Limiting
- USB Ports and Hubs

3 Description

The TPS2553-Q1 power-distribution switch is intended for applications where precision current limiting is required or heavy capacitive loads and short circuits are encountered. It provides up to 1.5 A of continuous load current. This device offers a programmable current-limit threshold between 75 mA and 1.7 A (typical) via an external resistor. Current-limit accuracy as tight as ±6% can be achieved at the higher current-limit settings. The power-switch rise and fall times are controlled to minimize current surges during turn on and off.

The TPS2553-Q1 device limits the output current to a safe level by using a constant-current mode when the output load exceeds the current-limit threshold. An internal reverse-voltage comparator disables the power switch when the output voltage is driven higher than the input to protect devices on the input side of the switch. The FAULT output asserts low during overcurrent and reverse-voltage conditions.

Device Information[(1)]

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS2553-Q1	SOT-23 (6)	2.90 mm × 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application as USB Power Switch

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (March 2016) to Revision B   **Page**

- Changed Figure 1, Figure 2, and Figure 3 Images to show correct EN-assertion logic levels 7

Changes from Original (November 2012) to Revision A   **Page**

- Added *ESD Ratings* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section 1
- Deleted (TPS2553-Q1) 1
- Deleted DBV package reference 1
- Deleted UL Listed bullet 1
- Changed first two sentences of *Description* 1
- Deleted Power Pad reference from document 1
- Updated $\overline{EN}$ row from *Pin Functions* table 3
- Deleted *General Switch Catalog* and *Ordering Information* tables 3
- Deleted all references to $\overline{EN}$ 4
- Changed wording of paragraph to include response to and release of signaling fault conditions 12
- Changed paragraph wording to clarify recommended resistor range 13
- Deleted Latch-Off Operation from title 15
- Added USB to powered hubs and powered functions 22
- Added USB to titles 23

5 Pin Configuration and Functions

DBV Package
6-Pin SOT
Top View

Pin			
IN	1	6	OUT
GND	2	5	ILIM
EN	3	4	FAULT

Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
EN	3	I	Enable input, logic high turns on power switch
$\overline{\text{FAULT}}$	4	O	Active-low open-drain output, asserted during overcurrent, overtemperature, or reverse-voltage conditions.
GND	2	GND	Ground connection
ILIM	5	O	External resistor used to set current-limit threshold; recommended 15 kΩ ≤ R_{ILIM} ≤ 232 kΩ.
IN	1	PWR	Input voltage; connect a 0.1 μF or greater ceramic capacitor from IN to GND as close to the IC as possible.
OUT	6	O	Power-switch output

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted[1][2]

		MIN	MAX	UNIT
	Voltage range on IN, OUT, EN, ILIM, $\overline{FAULT}$	−0.3	7	V
	Voltage range from IN to OUT	−7	7	V
I_O	Continuous output current	Internally Limited		
	Continuous $\overline{FAULT}$ sink current		25	mA
	ILIM source current		1	mA
T_J	Maximum junction temperature	−40	150	°C
T_{stg}	Storage temperature	−65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Voltages are referenced to GND unless otherwise noted.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002[1]	±2000	V
		Charged-device model (CDM), per AEC Q100-011	±750	
		IEC 61000-4-2 contact discharge[2]	±8000	
		IEC 61000-4-2 air-gap discharge[2]	±15000	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
(2) Surges per EN61000-4-2. 1999 applied to output terminals of EVM. These are passing test levels, not failure threshold.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{IN}	Input voltage, IN		2.5	6.5	V
V_{EN}	Enable voltage		0	6.5	V
V_{IH}	High-level input voltage on EN		1.1		V
V_{IL}	Low-level input voltage on EN			0.66	
I_{OUT}	Continuous output current, OUT	−40 °C ≤ T_J ≤ 125 °C	0	1.2	A
		−40 °C ≤ T_J ≤ 105 °C	0	1.5	
R_{ILIM}	Current-limit threshold resistor range (nominal 1%) from ILIM to GND		15	232	kΩ
I_O	Continuous $\overline{FAULT}$ sink current		0	10	mA
	Input de-coupling capacitance, IN to GND		0.1		μF
T_J	Operating virtual junction temperature[1]	I_{OUT} ≤ 1.2 A	−40	125	°C
		I_{OUT} ≤ 1.5 A	-40	105	

(1) See *Thermal Information* and *Power Dissipation and Junction Temperature* sections for details on how to calculate maximum junction temperature for specific applications and packages.

6.4 Thermal Information

THERMAL METRIC[1]	TPS2553-Q1 DBV (SOT-23) 6 PINS	UNIT
$R_{\theta JA}$ Junction-to-ambient thermal resistance	182.6	°C/W
$R_{\theta JC(top)}$ Junction-to-case (top) thermal resistance	122.2	°C/W
$R_{\theta JB}$ Junction-to-board thermal resistance	29.4	°C/W
ψ_{JT} Junction-to-top characterization parameter	20.8	°C/W
ψ_{JB} Junction-to-board characterization parameter	28.9	°C/W
$R_{\theta JC(bot)}$ Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

6.5 Electrical Characteristics

over recommended operating conditions, $V_{EN} = V_{IN}$, $R_{FAULT} = 10$ kΩ (unless otherwise noted)

| PARAMETER		TEST CONDITIONS[1]		MIN	TYP	MAX	UNIT
POWER SWITCH							
$r_{DS(on)}$	Static drain-source on-state resistance	DBV package, T_A = 25°C			85	95	mΩ
		DBV package, –40°C ≤T_A ≤125°C				135	
t_r	Rise time, output	V_{IN} = 6.5 V	C_L = 1 μF, R_L = 100 Ω, (see Figure 19)		1.1	1.5	ms
		V_{IN} = 2.5 V			0.7	1	
t_f	Fall time, output	V_{IN} = 6.5 V		0.2		0.5	
		V_{IN} = 2.5 V		0.2		0.5	
ENABLE INPUT EN OR $\overline{EN}$							
	Enable pin turn on/off threshold			0.66		1.1	V
I_{EN}	Input current	V_{EN} = 0 V or 6.5 V, $V_{\overline{EN}}$ = 0 V or 6.5 V		–0.5		0.5	μA
t_{on}	Turnon time	C_L = 1 μF, R_L = 100 Ω, (see Figure 19)				3	ms
t_{off}	Turnoff time					3	ms
CURRENT-LIMIT							
I_{OS}	Current-limit threshold (Maximum DC output current I_{OUT} delivered to load) and Short-circuit current, OUT connected to GND	R_{ILIM} = 15 kΩ	–40°C ≤T_A ≤105°C	1610	1700	1800	mA
		R_{ILIM} = 20 kΩ	T_A = 25°C	1215	1295	1375	
			–40°C ≤T_A ≤125°C	1200	1295	1375	
		R_{ILIM} = 49.9 kΩ	T_A = 25°C	490	520	550	
			–40°C ≤T_A ≤125°C	475	520	565	
		R_{ILIM} = 210 kΩ		100	130	150	
		ILIM shorted to IN		50	75	100	
t_{IOS}	Response time to short circuit	V_{IN} = 5 V (see Figure 20)			2		μs
REVERSE-VOLTAGE PROTECTION							
	Reverse-voltage comparator trip point ($V_{OUT} − V_{IN}$)			95	135	190	mV
	Time from reverse-voltage condition to MOSFET turn off	V_{IN} = 5 V		3	5	7	ms

(1) Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

Electrical Characteristics (continued)

over recommended operating conditions, $V_{EN} = V_{IN}$, $R_{FAULT} = 10\ k\Omega$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS[1]		MIN	TYP	MAX	UNIT
SUPPLY CURRENT							
I_{IN_off}	Supply current, low-level output	$V_{IN} = 6.5\ V$, No load on OUT, $V_{EN} = 0\ V$			0.1	1	µA
I_{IN_on}	Supply current, high-level output	$V_{IN} = 6.5\ V$, No load on OUT	$R_{ILIM} = 20\ k\Omega$		120	140	µA
			$R_{ILIM} = 210\ k\Omega$		100	120	µA
I_{REV}	Reverse leakage current	$V_{OUT} = 6.5\ V$, $V_{IN} = 0\ V$	$T_A = 25\ °C$		0.01	1	µA
UNDERVOLTAGE LOCKOUT							
UVLO	Low-level input voltage, IN	V_{IN} rising			2.35	2.45	V
	Hysteresis, IN	$T_A = 25\ °C$			25		mV
$\overline{FAULT}$ FLAG							
V_{OL}	Output low voltage, $\overline{FAULT}$	$I_{/FAULT} = 1\ mA$				180	mV
	Off-state leakage	$V_{/FAULT} = 6.5\ V$				1	µA
	$\overline{FAULT}$ deglitch	$\overline{FAULT}$ assertion or de-assertion due to overcurrent condition		5	8	11	ms
		$\overline{FAULT}$ assertion or de-assertion due to reverse-voltage condition		2	4	6	ms
THERMAL SHUTDOWN							
	Thermal shutdown threshold			155			°C
	Thermal shutdown threshold in current-limit			135			°C
	Hysteresis				10		°C

Product Folder Links: *TPS2553-Q1*

6.6 Typical Characteristics

$V_{IN} = 5V$
$R_{ILIM} = 20K\Omega$
$R_{OUT} = 5\Omega$

V_{OUT} 2V/div

EN 5V/div

I_{OUT} 0.5A/div

t =1 mS/div

Figure 1. Turnon Delay and Rise Time

V_{OUT} 2V/div

$V_{IN} = 5V$
$R_{ILIM} = 20K\Omega$
$R_{OUT} = 5\Omega$

EN 5V/div

I_{OUT} 0.5A/div

t =1 mS/div

Figure 2. Turnoff Delay and Fall Time

$V_{IN} = 5V$
$R_{ILIM} = 20K\Omega$
$R_{OUT} = 0\Omega$

EN 5V/div

I_{OUT} 0.5A/div

t =1 mS/div

Figure 3. Device Enabled Into Short-Circuit

V_{OUT} 2 V/div

Output Short Circuit Applied

$V_{IN} = 5 V$,
$R_{ILIM} = 20 k\Omega$

5 Ω Load

I_{IN} 0.5 A/div

Device Turns Off and Re-enables into Current-Limit

V_{FAULT} 2 V/div

$\overline{FAULT}$ Asserted (Active Low) After Deglitch Period

Device Begins Thermal Cycling

t - Time - 2ms/DIV

Figure 4. Full-Load to Short-Circuit Transient Response

V_{OUT} 2 V/div

Output Short Circuit Removed

$V_{IN} = 5 V$,
$R_{ILIM} = 20 k\Omega$

5 Ω Load

I_{IN} 0.5 A/div

V_{FAULT} 2 V/div

Short-Circuit Present, Device Thermal Cycles

$\overline{FAULT}$ De-asserted (Active Low) After Deglitch Period

t - Time - 2 ms/div

Figure 5. Short-Circuit to Full-Load Recovery Response

V_{OUT} 2 V/div

Output Short-Circuit Applied

$V_{IN} = 5 V$,
$R_{ILIM} = 20 k\Omega$

No Load

I_{IN} 0.5 A/div

Device Enters Current Limit

V_{FAULT} 2 V/div

$\overline{FAULT}$ Asserted (Active Low) After Deglitch Period

t - Time - 2 ms/div

Figure 6. No-Load to Short-Circuit Transient Response

Typical Characteristics (continued)

Figure 7. Short-Circuit to No-Load Recovery Response

Figure 8. No Load to 1-Ω Transient Response

Figure 9. 1 Ω to No Load Transient Response

Figure 10. Reverse-Voltage Protection Response

**Figure 11. Reverse-Voltage Protection Recovery**

Figure 12. UVLO – Undervoltage Lockout – V

Typical Characteristics (continued)


Figure 13. I_{IN} – Supply Current, Output Disabled – μA

Figure 14. I_{IN} – Supply Current, Output Enabled – μA

Figure 15. Current-Limit Response – μs

Figure 16. MOSFET $r_{DS(on)}$ Vs. Junction Temperature

Figure 17. Switch Current Vs. Drain-Source Voltage Across Switch

Figure 18. Switch Current Vs. Drain-Source Voltage Across Switch

7 Parameter Measurement Information

**Figure 19. Test Circuit and Voltage Waveforms**

**Figure 20. Response Time to Short Circuit Waveform**

Figure 21. Output Voltage vs Current-Limit Threshold

8 Detailed Description

8.1 Overview

The TPS2553-Q1 device is a current-limited, N-channel MOSFET, power-distribution switch for use in applications where short circuits or heavy capacitive loads will be encountered. The device may provide up to 1.5 A of continuous load current. This device allows the user to program the current-limit threshold between 75 mA and 1.7 A (typical) via an external resistor. Additional device shutdown features include overtemperature protection and reverse-voltage protection. The device incorporates an internal charge pump and gate drive circuitry necessary to drive the N-channel MOSFET. The charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.5 V and requires little supply current. The driver controls the gate voltage of the power switch. The driver incorporates circuitry that controls the rise and fall times of the output voltage to limit large current and voltage surges and provides built-in soft-start functionality. The TPS2553-Q1 device enters constant-current mode when the load exceeds the current-limit threshold.

8.2 Functional Block Diagram

8.3 Feature Description

8.3.1 Overcurrent Conditions

The TPS2553-Q1 device responds to overcurrent conditions by limiting the output current to the I_{OS} levels shown in Figure 22. When the device detects an overcurrent condition, the device maintains a constant output current and reduces the output voltage accordingly. Two possible overload conditions can occur.

The first condition is when a short circuit or partial short circuit is present when the device is powered-up or enabled. The output voltage is held near zero potential with respect to ground and the TPS2553-Q1 device ramps the output current to I_{OS}. The TPS2553-Q1 device will limit the current to I_{OS} until the overload condition is removed or the device begins to thermal cycle. The device will remain off until power is cycled or the device enable is toggled.

The second condition is when a short circuit, partial short circuit, or transient overload occurs while the device is enabled and powered on. The device responds to the overcurrent condition within time t_{IOS} (see Figure 20). The current-sense amplifier is overdriven during this time and momentarily disables the internal current-limit MOSFET. The current-sense amplifier recovers and limits the output current to I_{OS}. Similar to the previous case, the TPS2553-Q1 device will limit the current to I_{OS} until the overload condition is removed or the device begins to thermal cycle.

Feature Description (continued)

The TPS2553-Q1 device thermal cycles if an overload condition is present long enough to activate thermal limiting in any of the previous cases. The device turns off when the junction temperature exceeds 135°C (typical) while in current-limit. The device remains off until the junction temperature cools 10°C (typical) and then restarts. The TPS2553-Q1 device cycles on and off until the overload is removed (see Figure 5 and Figure 7).

8.3.2 Reverse-Voltage Protection

The reverse-voltage protection feature turns off the N-channel MOSFET whenever the output voltage exceeds the input voltage by 135 mV (typical) for 4-ms (typical). A reverse current of $(V_{OUT} − V_{IN})/r_{DS(on)}$ will be present when this occurs. This prevents damage to devices on the input side of the TPS2553-Q1 device by preventing significant current from sinking into the input capacitance. The TPS2553-Q1 device allows the N-channel MOSFET to turn on once the output voltage goes below the input voltage for the same 4-ms deglitch time.

8.3.3 $\overline{FAULT}$ Response

The $\overline{FAULT}$ open-drain output is asserted (active low) during an overcurrent, overtemperature, or reverse-voltage condition. The TPS2553-Q1 device asserts the $\overline{FAULT}$ signal until the fault condition is removed and the device resumes normal operation. The TPS2553-Q1 device is designed to eliminate false $\overline{FAULT}$ reporting by using an internal delay *deglitch* circuit for overcurrent (7.5-ms typical) and reverse-voltage (4-ms typical) conditions without the need for external circuitry. This ensures that $\overline{FAULT}$ is not accidentally asserted due to normal operation such as starting into a heavy capacitive load. The deglitch circuitry delays the response to and release of signaling fault conditions. Overtemperature conditions are not deglitched and assert the $\overline{FAULT}$ signal immediately.

8.3.4 Undervoltage Lockout (UVLO)

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turn-on threshold. Built-in hysteresis prevents unwanted on and off cycling due to input voltage drop from large current surges.

8.3.5 Enable (EN)

The logic enable controls the power switch, bias for the charge pump, driver, and other circuits to reduce the supply current. The supply current is reduced to less than 1-µA when a logic low is present on EN. A logic high input on EN enables the driver, control circuits, and power switch. The enable input is compatible with both TTL and CMOS logic levels.

8.3.6 Thermal Sense

The TPS2553-Q1 device has a self-protection feature using two independent thermal sensing circuits that monitor the operating temperature of the power switch. It disables the operation if the temperature exceeds recommended operating conditions. The TPS2553-Q1 device operates in constant-current mode during an overcurrent condition, which increases the voltage drop across the power-switch. The power dissipation in the package is proportional to the voltage drop across the power switch, which increases the junction temperature during an overcurrent condition. The first thermal sensor turns off the power switch when the die temperature exceeds 135°C (minimum) and the part is in current-limit. Hysteresis is built into the thermal sensor, and the switch turns on after the device has cooled approximately 10 °C.

The TPS2553-Q1 device also has a second ambient thermal sensor. The ambient thermal sensor turns off the power-switch when the die temperature exceeds 155°C (minimum) regardless of whether the power switch is in current-limit and will turn on the power switch after the device has cooled approximately 10 °C. The TPS2553-Q1 device continues to cycle off and on until the fault is removed.

The open-drain fault reporting output $\overline{FAULT}$ is asserted (active low) immediately during an overtemperature shutdown condition.

8.4 Device Functional Modes

The device has two functional modes of operation controlled by EN. When there is a logic high on EN, the device is in the normal mode of operation and the power switch is on. When EN is logic low, the device is in a low-power mode where the power switch is off and the supply current is reduced to less than 1-µA.

8.5 Programming

8.5.1 Programming the Current-Limit Threshold

The overcurrent threshold is user programmable via an external resistor. The TPS2553-Q1 device uses an internal regulation loop to provide a regulated voltage on the ILIM pin. The current-limit threshold is proportional to the current sourced out of ILIM. The recommended resistor range for R_{ILIM} is 15 kΩ ≤ R_{ILIM} ≤ 232 kΩ to ensure stability of the internal regulation loop. The resistor tolerance should be 1% or better. Many applications require that the minimum current-limit is above a certain current level or that the maximum current-limit is below a certain current level, so it is important to consider the tolerance of the overcurrent threshold when selecting a value for R_{ILIM}. The following equations and Figure 22 can be used to calculate the resulting overcurrent threshold for a given external resistor value (R_{ILIM}). Figure 22 includes current-limit tolerance due to variations caused by temperature and process. However, the equations do not account for tolerance due to external resistor variation, so it is important to account for this tolerance when selecting R_{ILIM}. The traces routing the R_{ILIM} resistor to the TPS2553-Q1 device should be as short as possible to reduce parasitic effects on the current-limit accuracy.

R_{ILIM} can be selected to provide a current-limit threshold that occurs 1) above a minimum load current or 2) below a maximum load current.

To design above a minimum current-limit threshold, find the intersection of R_{ILIM} and the maximum desired load current on the $I_{OS(min)}$ curve and choose a value of R_{ILIM} below this value. Programming the current-limit above a minimum threshold is important to ensure start up into full load or heavy capacitive loads. The resulting maximum current-limit threshold is the intersection of the selected value of R_{ILIM} and the $I_{OS(max)}$ curve.

To design below a maximum current-limit threshold, find the intersection of R_{ILIM} and the maximum desired load current on the $I_{OS(max)}$ curve and choose a value of R_{ILIM} above this value. Programming the current-limit below a maximum threshold is important to avoid current-limiting upstream power supplies causing the input voltage bus to droop. The resulting minimum current-limit threshold is the intersection of the selected value of R_{ILIM} and the $I_{OS(min)}$ curve.

Current-Limit Threshold Equations (I_{OS}):

$$I_{OSmax}(mA) = \frac{22980V}{R_{ILIM}^{0.94}k\Omega}$$

$$I_{OSnom}(mA) = \frac{23950V}{R_{ILIM}^{0.977}k\Omega}$$

$$I_{OSmin}(mA) = \frac{25230V}{R_{ILIM}^{1.016}k\Omega}$$

where 15 kΩ ≤ R_{ILIM} ≤ 232 kΩ.   (1)

While the maximum recommended value of RILIM is 232 kΩ, there is one additional configuration that allows for a lower current-limit threshold. The ILIM pin may be connected directly to IN to provide a 75 mA (typical) current-limit threshold. Additional low-ESR ceramic capacitance may be necessary from IN to GND in this configuration to prevent unwanted noise from coupling into the sensitive ILIM circuitry.

Programming (continued)

Figure 22. Current-Limit Threshold vs R$_{ILIM}$

9 Application and Implementation

> **NOTE**
>
> Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The following sections describe applications for the TPS2553-Q1 device. General application information is provided as well as several specific application examples with detail design descriptions.

9.1.1 Constant-Current and Impact on Output Voltage

During normal operation the constant-current device (TPS2553-Q1) has a load current that is less than the current-limit threshold and the device is not limiting current. During normal operation the N-channel MOSFET is fully enhanced, and $V_{OUT} = V_{IN} - (I_{OUT} \times r_{DS(on)})$. The voltage drop across the MOSFET is relatively small compared to V_{IN}, and $V_{OUT} \approx V_{IN}$.

During the initial onset of an overcurrent event, the constant-current device (TPS2553-Q1) limits current to the programmed current-limit threshold set by R_{ILIM} by operating the N-channel MOSFET in the linear mode. During current-limit operation, the N-channel MOSFET is no longer fully-enhanced and the resistance of the device increases. This allows the device to effectively regulate the current to the current-limit threshold. The effect of increasing the resistance of the MOSFET is that the voltage drop across the device is no longer negligible ($V_{IN} \neq V_{OUT}$), and V_{OUT} decreases. The amount that V_{OUT} decreases is proportional to the magnitude of the overload condition. The expected V_{OUT} can be calculated by $I_{OS} \times R_{LOAD}$, where I_{OS} is the current-limit threshold and R_{LOAD} is the magnitude of the overload condition. For example, if I_{OS} is programmed to 1-A and a 1-Ω overload condition is applied, the resulting V_{OUT} is 1 V.

The constant-current device (TPS2553-Q1) operates during the initial onset of an overcurrent event, if the overcurrent event lasts longer than the internal delay *deglitch* circuit (7.5-ms typical). The constant-current device (TPS2553-Q1) asserts the FAULT flag after the deglitch period and continues to regulate the current to the current-limit threshold indefinitely. In practical circuits, the power dissipation in the package will increase the die temperature above the overtemperature shutdown threshold (135°C minimum), and the device will turn off until the die temperature decreases by the hysteresis of the thermal shutdown circuit (10°C typical). The device will turn on and continue to thermal cycle until the overload condition is removed. The constant-current devices resume normal operation once the overload condition is removed.

9.1.2 Accounting for Resistor Tolerance

The tolerance of the resistor selected for R_{ILIM} will impact the current-limit threshold tolerance, which is important in many applications. The analysis in the following examples focuses only on the TPS2553-Q1 device performance and assumed an exact resistor value. However, resistors sold in quantity are not exact and are bounded by an upper and lower tolerance centered around a nominal resistance. The additional R_{ILIM} resistance tolerance directly affects the current-limit threshold accuracy at a system level. Table 1 shows a process that accounts for worst-case resistor tolerance assuming 1% resistor values. Step one follows the selection process outlined in the following application examples. Step two determines the upper and lower resistance bounds of the selected resistor. Step three uses the upper and lower resistor bounds in the I_{OS} equations to calculate the threshold limits. It is important to use tighter tolerance resistors, for example, 0.5% or 0.1%, when precision current-limiting is desired.

Application Information (continued)

Table 1. Common R$_{ILIM}$ Resistor Selections

DESIRED NOMINAL CURRENT-LIMIT (mA)		IDEAL RESISTOR (kΩ)	CLOSEST 1% RESISTOR (kΩ)	RESISTOR TOLERANCE			ACTUAL LIMITS		
				1% LOW (kΩ)	1% HIGH (kΩ)		IOS MIN (mA)	IOS NOM (mA)	IOS MAX (mA)
75		SHORT ILIM to IN					50	75	100
120		226.1	226	223.7	228.3		101.3	120	142.1
200		134	133	131.7	134.3		173.7	201.5	233.9
300		88.5	88.7	87.8	89.6		262.1	299.4	342.3
400		65.9	66.5	65.8	67.2		351.2	396.7	448.7
500		52.5	52.3	51.8	52.8		448.3	501.6	562.4
600		43.5	43.2	42.8	43.6		544.3	604.6	673.1
700		37.2	37.4	37	37.8		630.2	696	770.8
800		32.4	32.4	32.1	32.7		729.1	800.8	882.1
900		28.7	28.7	28.4	29		824.7	901.5	988.7
1000		25.8	26.1	25.8	26.4		908.3	989.1	1081
1100		23.4	23.2	23	23.4		1023.7	1109.7	1207.5
1200		21.4	21.5	21.3	21.7		1106	1195.4	1297.1
1300		19.7	19.6	19.4	19.8		1215.1	1308.5	1414.9
1400		18.3	18.2	18	18.4		1310.1	1406.7	1517
1500		17	16.9	16.7	17.1		1412.5	1512.4	1626.4
1600		16	15.8	15.6	16		1512.5	1615.2	1732.7
1700		15	15	14.9	15.2		1594.5	1699.3	1819.4

9.1.3 Input and Output Capacitance

Input and output capacitance improves the performance of the device; the actual capacitance should be optimized for the particular application. For all applications, a 0.1 µF or greater ceramic bypass capacitor between IN and GND is recommended to be as close to the device as possible for local noise de-coupling. This precaution reduces ringing on the input due to power-supply transients. Additional input capacitance may be needed on the input to reduce voltage overshoot from exceeding the absolute maximum voltage of the device during heavy-transient conditions. This is especially important during bench testing when long, inductive cables are used to connect the evaluation board to the bench power-supply.

TI recommends placing a high-value electrolytic capacitor on the output pin when large transient currents are expected on the output.

9.2 Typical Applications

9.2.1 Application 1: Designing Above a Minimum Current-Limit

Some applications require that current-limiting cannot occur below a certain threshold.

Product Folder Links: *TPS2553-Q1*

Typical Applications (continued)

Figure 23. Application Example Designing Above Minimum Current-Limit

9.2.1.1 Design Requirements

For this example, use the parameters shown in Table 2.

Table 2. Design Requirements

PARAMETER	VALUE
Input voltage	5 V
Output voltage	5 V
Above a minimum current limit	1000 mA

9.2.1.2 Detailed Design Procedure

For this example, assume that 1 A must be delivered to the load so that the minimum desired current-limit threshold is 1000 mA. Use the I_{OS} equations and Figure 22 to select R_{ILIM}.

$$I_{OSmin}(mA) = 1000mA$$

$$I_{OSmin}(mA) = \frac{25230V}{R_{ILIM}^{1.016}k\Omega}$$

$$R_{ILIM}(k\Omega) = \left(\frac{25230V}{I_{OSmin}mA}\right)^{\frac{1}{1.016}}$$

$$R_{ILIM}(k\Omega) = 24k\Omega \tag{2}$$

Select the closest 1% resistor less than the calculated value: R_{ILIM} = 23.7 kΩ. This sets the minimum current-limit threshold at 1 A . Use the I_{OS} equations, Figure 22, and the previously calculated value for R_{ILIM} to calculate the maximum resulting current-limit threshold.

$$R_{ILIM}(k\Omega) = 23.7k\Omega$$

$$I_{OSmax}(mA) = \frac{22980V}{R_{ILIM}^{0.94}k\Omega}$$

$$I_{OSmax}(mA) = \frac{22980V}{23.7^{0.94}k\Omega}$$

$$I_{OSmax}(mA) = 1172.4mA \tag{3}$$

The resulting maximum current-limit threshold is 1172.4 mA with a 23.7 kΩ resistor.

9.2.1.3 Application Curves


Figure 24. Turnon Delay and Rise Time

Figure 25. Reverse-Voltage Protection Recovery

9.2.2 Application 2: Designing Below a Maximum Current-Limit

Some applications require that current-limiting must occur below a certain threshold.

Figure 26. Application Example Designing Below Minimum Current-Limit

9.2.2.1 Design Requirements

For this example, use the parameters shown in Table 3.

Table 3. Design Requirements

PARAMETER	VALUE
Input voltage	5 V
Output voltage	5 V
Below a maximum current limit	500 mA

9.2.2.2 Detailed Design Procedure

For this example, assume that the desired upper current-limit threshold must be below 500 mA to protect an up-stream power supply. Use the I_{OS} equations and Figure 22 to select R_{ILIM}.

$$I_{OSmax}(mA) = 500mA$$

$$I_{OSmax}(mA) = \frac{22980V}{R_{ILIM}{}^{0.94}k\Omega}$$

$$R_{ILIM}(k\Omega) = \left(\frac{22980V}{I_{OSmax}mA}\right)^{\frac{1}{0.94}}$$

$$R_{ILIM}(k\Omega) = 58.7k\Omega$$

(4)

Select the closest 1% resistor greater than the calculated value: R_{ILIM} = 59 kΩ. This sets the maximum current-limit threshold at 500 mA . Use the I_{OS} equations, Figure 22, and the previously calculated value for R_{ILIM} to calculate the minimum resulting current-limit threshold.

$$R_{ILIM}(k\Omega) = 59k\Omega$$

$$I_{OSmin}(mA) = \frac{25230V}{R_{ILIM}{}^{1.016}k\Omega}$$

$$I_{OSmin}(mA) = \frac{25230V}{59^{1.016}k\Omega}$$

$$I_{OSmin}(mA) = 400.6mA$$

(5)

The resulting minimum current-limit threshold is 400.6 mA with a 59 kΩ resistor.

9.2.3 Application 3: Auto-Retry Functionality

Some applications require that an overcurrent condition disables the part momentarily during a fault condition and re-enables after a pre-set time. This *auto-retry* functionality can be implemented with an external resistor and capacitor. During a fault condition, $\overline{FAULT}$ pulls low disabling the part. The part is disabled when EN is pulled low, and $\overline{FAULT}$ goes to high impedance allowing C_{RETRY} to begin charging. The part re-enables when the voltage on EN reaches the turnon threshold, and the auto-retry time is determined by the resistor/capacitor time constant. The part will continue to cycle in this manner until the fault condition is removed.


Figure 27. Auto-Retry Functionality

Some applications require auto-retry functionality and the ability to enable and disable with an external logic signal. The figure below shows how an external logic signal can drive EN through R_{FAULT} and maintain auto-retry functionality. The resistor/capacitor time constant determines the auto-retry time-out period.

Product Folder Links: *TPS2553-Q1*

Figure 28. Auto-Retry Functionality With External EN Signal

9.2.3.1 Design Requirements

For this example, use the parameters shown in Table 4.

Table 4. Design Requirements

PARAMETER	VALUE
Input voltage	5 V
Output voltage	5 V
Above a minimum current limit	1000 mA
Auto-retry time-out period	10 ms

9.2.3.2 Detailed Design Procedure

See *Programming the Current-Limit Threshold* for the current limit setting. For auto-retry functionality, once $\overline{FAULT}$ is asserted, EN pulls low, TPS2553-Q1 is disabled, $\overline{FAULT}$ is de-asserted, C_{RETRY} is slowly charged to EN logic high via R_{FAULT}, then enables after deglitch time, $\overline{FAULT}$ is asserted again. In the event of an overload, the TPS2553-Q1 device cycles and has output average current. ON-time with output current is decided by $\overline{FAULT}$ deglitch time. OFF-time without output current is decided by $R_{FAULT} \times C_{RETRY}$ constant time to EN logic high and t_{on} time. Therefore, set the $R_{FAULT} \times C_{RETRY}$ to get the desired output average current during overload.

9.2.4 Application 4: Two-Level Current-Limit Circuit

Some applications require different current-limit thresholds depending on external system conditions. Figure 29 shows an implementation for an externally controlled, two-level current-limit circuit. The current-limit threshold is set by the total resistance from ILIM to GND (see *Programming the Current-Limit Threshold*). A logic-level input enables and disables MOSFET Q1 and changes the current-limit threshold by modifying the total resistance from ILIM to GND. Additional MOSFET/resistor combinations can be used in parallel to Q1/R2 to increase the number of additional current-limit levels.

NOTE

ILIM should never be driven directly with an external signal.

---

Product Folder Links: *TPS2553-Q1*

（忽略）

Figure 29. Two-Level Current-Limit Circuit

9.2.4.1 Design Requirements

For this example, use the parameters shown in Table 5.

Table 5. Design Requirements

PARAMETER	VALUE
Input voltage	5 V
Output voltage	5 V
Above minimum current limit 1	90 mA
Above minimum current limit 2	950 mA

9.2.4.2 Detailed Design Procedure

See *Programming the Current-Limit Threshold* for the current-limit setting. Using those calculations, the current limit 1 may be set using R1. Using the same calculations, current limit 2 may be set by calculating the parallel resistance of R1 in parallel with Q1 and R2.

9.2.5 Application 5: Typical Application as USB Power Switch

This is a typical application as a USB power switch.

Figure 30. Typical Application as USB Power Switch

9.2.5.1 Design Requirements

For this example, use the parameters shown in Table 6.

Table 6. Design Requirements

PARAMETER	VALUE
Input voltage	5 V
Output voltage	5 V
Above a minimum current limit	500 mA

USB can be implemented in several ways regardless of the type of USB device being developed. Several power-distribution features must be implemented.

- Self-powered hubs (SPHs) must:
  - current-limit downstream ports
  - Report overcurrent conditions
- BPHs must:
  - Enable and disable power to downstream ports
  - Power up at <100 mA
  - Limit inrush current (<44 Ω and 10 μF)
- Functions must:
  - Limit inrush currents
  - Power up at <100 mA

The feature set of the TPS2553-Q1 device meets each of these requirements. The integrated current-limiting and overcurrent reporting is required by self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on USB-powered hubs and the input ports for USB-powered functions.

9.2.5.2 Detailed Design Procedure

9.2.5.2.1 Universal Serial Bus (USB) Power-Distribution Requirements

One application for this device is for current-limiting in universal serial bus (USB) applications. The original USB interface was a 12-Mb/s or 1.5-Mb/s, multiplexed serial bus designed for low-to-medium bandwidth PC peripherals (for example: keyboards, printers, scanners, and mice). As the demand for more bandwidth increased, the USB 2.0 standard was introduced increasing the maximum data rate to 480-Mb/s. The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution.

USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3 V from the 5-V input or its own internal power supply. The USB specification classifies two different classes of devices depending on its maximum current draw. A device classified as low-power can draw up to 100 mA as defined by the standard. A device classified as high-power can draw up to 500 mA. It is important that the minimum current-limit threshold of the current-limiting power-switch exceed the maximum current-limit draw of the intended application. The latest USB standard should always be referenced when considering the current-limit threshold.

The USB specification defines two types of devices as hubs and functions. A USB hub is a device that contains multiple ports for different USB devices to connect and can be a self-powered hub (SPH) or bus-powered hub (BPH). A function is a USB device that is able to transmit or receive data or control information over the bus. A USB function can be embedded in a USB hub. A USB function can be one of three types included in the list below.

- Low-power, bus-powered function
- High-power, bus-powered function
- Self-powered function

SPHs and BPHs distribute data and power to downstream functions. The TPS2553-Q1 device has higher current capability than required for a single USB port allowing it to power multiple downstream ports.

See *Programming the Current-Limit Threshold* for the current limit setting. Using those calculations, the current limit may be set using R_{ILIM}. For this application, the current limit has been set above 1000 mA to allow for addition loading from the USB port.

10 Power Supply Recommendations

The following sections describe the power supply recommendations for the TPS2553-Q1 device.

10.1 USB Self-Powered (SPH) and Bus-Powered (BPH) Hubs

A SPH has a local power supply that powers embedded functions and downstream ports. This power supply must provide between 4.75 V to 5.25 V to downstream facing devices under full-load and no-load conditions. SPHs are required to have current-limit protection and must report overcurrent conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.

A BPH obtains all power from an upstream port and often contains an embedded function. It must power up with less than 100 mA. The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100 mA on power up, the power to the embedded function may need to be kept off until enumeration is completed. This is accomplished by removing power or by shutting off the clock to the embedded function. Power switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than 100 mA. The total current drawn by the bus-powered device is the sum of the current to the controller, the embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port.

10.2 USB Low-Power Bus-Powered and High-Power Bus-Powered Functions

Both low-power and high-power bus-powered functions obtain all power from upstream ports. Low-power functions always draw less than 100 mA; high-power functions must draw less than 100 mA at power up and can draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of 44 Ω and 10 μF at power up, the device must implement inrush current-limiting.

11 Layout

11.1 Layout Guidelines

- Place the 100-nF bypass capacitor between the IN and GND as close as possible ensuring a low-impedance trace.
- Place a high-value electrolytic capacitor and a 100-nF bypass capacitor between OUT and GND. The bypass capacitor is recommended when large transient currents are expected on the output. This trace should be low-impedance to the load.
- Place the resistor for the current limit. The traces routing the RILIM resistor to the device should be as short as possible to reduce parasitic effects on the current limit accuracy.

11.2 Layout Example

Figure 31. Layout Recommendation

11.3 Power Dissipation and Junction Temperature

The low on-resistance of the N-channel MOSFET allows small surface-mount packages to pass large currents. It is good design practice to estimate power dissipation and junction temperature. The below analysis gives an approximation for calculating junction temperature based on the power dissipation in the package. However, it is important to note that thermal analysis is strongly dependent on additional system level factors. Such factors include air flow, board layout, copper thickness and surface area, and proximity to other devices dissipating power. Good thermal design practice must include all system level factors in addition to individual component analysis.

Begin by determining the $r_{DS(on)}$ of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{DS(on)}$ from the typical characteristics graph. Using this value, the power dissipation can be calculated by:

$$P_D = r_{DS(on)} \times I_{OUT}{}^2$$

where

- P_D = Total power dissipation (W)
- $r_{DS(on)}$ = Power switch on-resistance (Ω)
- I_{OUT} = Maximum current-limit threshold (A)　　　　　　　　　　　　　　　　　　　(6)

This step calculates the total power dissipation of the N-channel MOSFET.

Finally, calculate the junction temperature:

$$T_J = P_D \times \theta_{JA} + T_A$$

where

- T_A = Ambient temperature (°C)
- θ_{JA} = Thermal resistance (°C/W)
- P_D = Total power dissipation (W)　　　　　　　　　　　　　　　　　　　　　　　　(7)

Compare the calculated junction temperature with the initial estimate. If they are not within a few degrees, repeat the calculation using the "refined" $r_{DS(on)}$ from the previous calculation as the new estimate. Two or three iterations are generally sufficient to achieve the desired result. The final junction temperature is highly dependent on thermal resistance θ_{JA}, and thermal resistance is highly dependent on the individual package and board layout. The *Thermal Information* provides example thermal resistance for specific packages and board layouts.

12 Device and Documentation Support

12.1 Device Support

See the TPS2553-Q1 product tools folder on TI.com for a PSpice model and evaluation module.

12.2 Support Resource

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — *TI Glossary*.
    This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS2553QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PYEQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS2553-Q1 :

● Catalog: TPS2553

NOTE: Qualified Version Definitions:

     ● Catalog - TI's standard catalog product

![Texas Instruments logo] **PACKAGE MATERIALS INFORMATION**

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2553QDBVRQ1	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

![Texas Instruments logo] **PACKAGE MATERIALS INFORMATION**

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2553QDBVRQ1	SOT-23	DBV	6	3000	180.0	180.0	18.0

DBV0006A

4214840/G   08/2024

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.
4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
5. Refernce JEDEC MO-178.

PKG

6X (1.1)

1

6X (0.6)

6

2

SYMM

5

2X (0.95)

3

4

(R0.05) TYP

(2.6)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X

SOLDER MASK
OPENING

METAL

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

EXPOSED METAL

EXPOSED METAL

0.07 MAX
ARROUND

0.07 MIN
ARROUND

NON SOLDER MASK
DEFINED
(PREFERRED)

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4214840/G   08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

PKG

6X (1.1)

1

6X (0.6)

6

2

SYMM

5

2X(0.95)

3

4

(R0.05) TYP

(2.6)

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214840/G   08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER