






**TPS631000** SLVSFH3B - OCTOBER 2021 - REVISED JUNE 2022

# TPS631000 1.5-A Output Current, High Power Density Buck-Boost Converter

## 1 Features

- 1.6-V to 5.5-V input voltage range
  - Device input voltage > 1.65 V for start-up
- 1.2-V to 5.3-V output voltage range (adjustable)
- High output current capability, 3-A peak switch
  - 2-A output current for  $V_{IN} \ge 3 \text{ V}$ ,  $V_{OUT} = 3.3 \text{ V}$
  - 1.5-A output current for  $V_{IN} \ge 2.7 \text{ V}$ ,  $V_{OUT} = 3.3 \text{ V}$
- High efficiency over the entire load range
  - 8-µA typical quiescent current
  - Power save mode
- 150-mV load-step response at a 1-A current step
- Peak current buck-boost mode architecture
  - Seamless mode transition with < 20-mV output</li>
  - Forward and reverse current operation
  - Start-up into pre-biased outputs
  - Fixed-frequency operation with 2-MHz switching
- Safety and robust operation features
  - Overcurrent protection and short-circuit
  - Integrated soft start with active ramp adoption
  - Overtemperature protection and overvoltage protection
  - True shutdown function with load disconnect
  - Forward and backward current limit
- Small solution size
  - Small 1-µH inductor
  - Works with one 0805 output capacitor over the full V<sub>OUT</sub> range
- Create a custom design using the TPS631000 with the WEBENCH® Power Designer



2 Applications

- System pre-regulator (smartphone, tablet, terminal, telematics)
- Point-of-load regulation (wired sensor, port/cable adapter, and dongle)
- Fingerprint, camera sensors (electronic smart lock, IP network camera)
- RF amplifier supply (smart sensors)
- Voltage stabilizer (datacom, optical modules, cooling/heating)

## 3 Description

The TPS631000 is a constant frequency peak current mode control buck-boost converter. The device has a 3-A peak current limit (typical) and 1.6-V to 5.5-V input voltage range. The TPS631000 provides a power supply solution for system pre-regulators and voltage stabilizers.


Depending on the input voltage, the TPS631000 automatically operates in boost, buck, or in 3cycle buck-boost mode when the input voltage is approximately equal to the output voltage. The transitions between modes happen at a defined duty cycle and avoid unwanted toggling within the modes to reduce output voltage ripple. 8-uA guiescent current and power save mode power enable the highest efficiency for light to no-load conditions.

The TPS631000 offers a very small solution size with a 1.2-mm × 2.1-mm SOT-583 package, a 1-µH inductor, and one 0805 output capacitor.

#### **Device Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
TPS631000	SOT-583	1.6 mm × 2.1 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Efficiency Target vs Output Current ( $V_{OUT} = 3.3 \text{ V}$ )



## **Table of Contents**

1 Features	8 Application and Implementation	10
2 Applications	8.1 Application Information	
3 Description	8.2 Typical Application	
4 Revision History2	9 Power Supply Recommendations	
5 Pin Configuration and Functions3	10 Layout	18
6 Specifications4	10.1 Layout Guidelines	18
6.1 Absolute Maximum Ratings4	10.2 Layout Example	
6.2 ESD Rating4	11 Device and Documentation Support	19
6.3 Recommended Operating Conditions4	11.1 Device Support	19
6.4 Thermal Information4	11.2 Receiving Notification of Documentation Updates	19
6.5 Electrical Characteristics5	11.3 Support Resources	19
7 Detailed Description6	11.4 Trademarks	19
7.1 Overview6	11.5 Electrostatic Discharge Caution	19
7.2 Functional Block Diagram6	11.6 Glossary	19
7.3 Feature Description6	12 Mechanical, Packaging, and Orderable	
7.4 Device Functional Modes8	Information	20

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision A (January 2022) to Revision B (June 2022)		
•	Removed reference to PSM		
•	Updated Table 8-2	1 <sup>2</sup>	
	Updated Table 8-6		
_			

CI	hanges from Revision * (October 2021) to Revision A (January 2022)	Page
•	Changed document status from Advance Information to Production Data	1



# **5 Pin Configuration and Functions**




Figure 5-1. 8-Pin DRL SOT-5X3 Package (Top View)

**Table 5-1. Pin Functions** 

PIN		I/O <sup>(1)</sup>	DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
VOUT	1	PWR	Power stage output				
LX2	2	PWR	Inductor switching node of the boost stage				
LX1	3	PWR	Inductor switching node of the buck stage				
VIN	4	PWR	Supply input voltage				
EN	5	I	Device enable. Set High to enable and Low to disable. It must not be left floating.				
MODE	6	I	PFM/PWM selection. Set Low for power save mode, set High for forced PWM. It must not be left floating.				
GND	7	PWR	Power ground				
FB	8	I	Voltage feedback. Sensing pin				

<sup>(1)</sup> PWR = power, I = input



## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating junction temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
\/	Input voltage (VIN, LX1, LX2, VOUT, EN, FB, MODE)(2)	-0.3	6	V
VI	Input voltage for less than 10 ns (LX1, LX2) <sup>(2)</sup>	-0.3	7	V
TJ	Operating junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

## 6.2 ESD Rating

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±1000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JS-002, all pins <sup>(2)</sup>	± 500	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## **6.3 Recommended Operating Conditions**

over operating junction temperature (unless otherwise noted)

			MIN	NOM	MAX	UNIT
VI	Supply voltage		1.6		5.5	V
Vo	Output voltage		1.2		5.3	V
Cı	Input capacitance	V <sub>I</sub> = 1.6 V to 5.5 V	4.2			μF
_	Output capacitance	$1.2 \text{ V} \le \text{V}_{\text{O}} \le 3.6 \text{ V}$ , nominal value at $\text{V}_{\text{O}} = 3.3 \text{ V}$	10.4	16.9	330	μF
Co		$3.6 \text{ V} < \text{V}_{\text{O}} \le 5.3 \text{ V}$ , nominal value at $\text{V}_{\text{O}} = 5 \text{ V}$	7.95	10.6	330	μF
L	Inductance		0.7	1	1.3	μΗ
TJ	Operating junction temperature range		-40		125	°C

### **6.4 Thermal Information**

over operating free-air temperature range (unless otherwise noted)

		TPS631000	
	THERMAL METRIC <sup>(1)</sup>	DRL PACKAGE	UNIT
		8 PINS	
R <sub>⊝JA</sub>	Junction-to-ambient thermal resistance	132.7	°C/W
R <sub>OJC(top)</sub>	Junction-to-case (top) thermal resistance	43.8	°C/W
R <sub>OJB</sub>	Junction-to-board thermal resistance	27.3	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	26.6	°C/W
R <sub>OJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TPS631000

<sup>(2)</sup> All voltage values are with respect to network ground terminal, unless otherwise noted.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.5 Electrical Characteristics

Over operating junction temperature range and recommended supply voltage range (unless otherwise noted). Typical values are at  $V_1 = 3.8 \text{ V}$ ,  $V_0 = 3.3 \text{ V}$ , and  $T_1 = 25^{\circ}\text{C}$  (unless otherwise noted)

are at $V_I = 3.8 \text{ V}$ , $V_O = 3.3 \text{ V}$ , and $T_J = 25^{\circ}\text{C}$ (L PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
SUPPLY								
I <sub>SD</sub>	Shutdown current into VIN		V <sub>I</sub> = 3.8 V, V <sub>(EN)</sub> = 0 V	T <sub>J</sub> = 25°C		0.5	0.9	μA
OD.	Quiescent current into VIN		V <sub>I</sub> = 2.2 V, V <sub>O</sub> = 3.3 V, V <sub>(EN</sub>	-		0.15	6.1	μA
$I_Q$	Quiescent current into VOUT	-	- '	$V_1 = 2.2 \text{ V, } V_0 = 3.3 \text{ V, } V_{(EN)} = 2.2 \text{ V, no switching}$		8	-	μA
V <sub>IT+</sub>	Positive-going UVLO thresho		17 === 1, 10 === 1, 1(E)	v) === 1, =g	1.5	1.55	1.599	V
V <sub>IT</sub> _	Negative-going UVLO thresh		During start-up		1.4	1.45	1.499	V
V <sub>hys</sub>	UVLO threshold voltage hyst		Daning start up		99			mV
V <sub>I(POR)T+</sub>	Positive-going POR threshol		maximum of V <sub>I</sub> or V <sub>O</sub>		1.25	1.45	1.65	V
V <sub>I(POR)T-</sub>	Negative-going POR thresho				1.22	1.43	1.6	V
I/O SIGNAL		ia voltago						
V <sub>T+</sub>	Positive-going threshold voltage	EN, MODE			0.77	0.98	1.2	V
V <sub>T-</sub>	Negative-going threshold voltage	EN, MODE			0.5	0.66	0.76	V
V <sub>hys</sub>	Hysteresis voltage	EN, MODE				300		mV
I <sub>IH</sub>	High-level input current	(EN, MODE)	V <sub>(EN)</sub> = V <sub>(MODE)</sub> = 1.5 V, no pullup resistor			±0.01	±0.25	μA
I <sub>IL</sub>	Low-level input current	(EN, MODE)	$V_{(EN)} = V_{(MODE)} = 0 \text{ V},$			±0.01	±0.1	μA
I <sub>Bais</sub>	Input bias current	(EN, MODE)	V <sub>(EN)</sub> = 5.5 V			±0.01	±0.3	μA
POWER SV	VITCH							
		Q1				45		mΩ
		Q2	V <sub>I</sub> = 3.8 V, V <sub>O</sub> = 3.3 V,			50		mΩ
r <sub>DS(on)</sub>	On-state resistance	Q3	test current = 0.2 A			50		mΩ
		Q4				85		mΩ
			V <sub>I</sub> = 0 V,	T <sub>J</sub> = 25°C		0.8	2	μA
I <sub>Reverse</sub>	Reverse current into VOUT		$V_{O} = 3.3 \text{ V},$ $V_{(EN)} = 0 \text{ V}$	T <sub>J</sub> = -40°C to 125°C			12	μA
CURRENT	LIMIT		(EN) 0 1					
				Output sourcing current	2.6	3	3.35	Α
$I_{L(PEAK)}$	Switch peak current limit (1)	Q1	V <sub>O</sub> = 3.3 V	Output sinking current, V <sub>I</sub> = 3.3 V	-0.7	-0.55	-0.45	A
I <sub>PFM_entry</sub>	The output current at PFM m threshold (peak) current (1)	ode entry	I <sub>O</sub> falling			145		mA
OUTPUT	'							
CONTROL	[FEEDBACK PIN]							
V <sub>FB</sub>	Reference voltage on feedba	ıck pin			495	500	505	mV
PROTECTI	ON FEATURES							
V <sub>T+(OVP)</sub>	Positive-going OVP threshold voltage				5.55	5.75	5.95	V
V <sub>T+(IVP)</sub>	Positive-going IVP threshold voltage				5.55	5.75	5.95	V
TIMING PA	RAMETERS							
$t_{d(EN)}$	Delay between a rising edge and the start of the output vo					0.87	1.5	ms
t <sub>d(ramp)</sub>	Soft-start ramp time				6.42	7.55	8.68	ms
u(rump)								

<sup>(1)</sup> Current limit production test are performed under DC conditions. The current limit in operation will be somewhat higher and depend on propagation delay and the applied external components.




## 7 Detailed Description

## 7.1 Overview

The TPS631000 is a constant frequency peak current mode control buck-boost converter. The converter uses a fixed-frequency topology with approximately 2-MHz switching frequency. The modulation scheme has three clearly defined operation modes where the converter enters with defined thresholds over the full operation range of  $V_{IN}$  and  $V_{OUT}$ . The maximum output current is determined by the Q1 peak current limit, which is typically 3 A.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

## 7.3.1 Undervoltage Lockout (UVLO)

The input voltage of the VIN pin is continuously monitored if the device is not in shutdown mode. UVLO only stops or starts the converter operation. The UVLO does not impact the core logic of the device. UVLO avoids a brownout of the device during device operation. In case the supply voltage on the VIN pin is lower that the negative-going threshold of UVLO, the converter stops its operation. To avoid a false disturbance of the power conversion, the UVLO falling threshold logic signal is digitally de-glitched.

If the supply voltage on the VIN pin recovers to be higher than the UVLO rising threshold, the converter returns to operation. In this case, the soft-start procedure restarts faster than under start-up without a pre-biased output.

#### 7.3.2 Enable and Soft Start




Figure 7-1. Typical Soft-Start Behavior

When the input voltage is above the UVLO rising threshold and the EN pin is pulled to a voltage above 1.2 V, the TPS631000 is enabled and starts up after a short delay time,  $t_{d(EN)}$ .

The TPS631000 has an inductor peak current clamp to limit inrush current during start-up. When the minimum current clamp ( $I_{L(lim\_SS)}$ ) is lower than the current that is necessary to follow the voltage ramp, the current automatically increases to follow the voltage ramp. The minimum current limit ensures as fast as possible soft start if the capacitance is chosen lower than what the ramp time  $t_{d(RAMP)}$  was selected for.

In a typical start-up case as shown in Figure 7-1 (low output load, typical output capacitance), the minimum current clamp limits the inrush current and charges the output capacitor. The output voltage then rises faster than the reference voltage ramp (see phase A in Figure 7-1). To avoid an output overshoot, the current clamp is deactivated when the output is close to the target voltage and follows the reference voltage ramp slew value given by the voltage ramp, which is finishing the start up (see phase B in Figure 7-1). The transition from the minimum current clamp operation is sensed by using the threshold 95% × V<sub>OUT\_TARGET</sub>. After phase B, the output voltage is well regulated to the nominal target voltage. The current waveform depends on the output load and operation mode.

## 7.3.3 Adjustable Output Voltage

The output voltage is set by an external resistor divider. The resistor divider must be connected between VOUT, FB, and GND. The feedback voltage is given by  $V_{FB}$ . The low-side resistor R2 (between FB and GND) must not exceed 100 k $\Omega$ . The high-side resistor R1 (between FB and VOUT) is calculated by Equation 1.

$$R1 = R2 \times (V_{OUT} / V_{FB} - 1)$$
 (1)

The typical V<sub>FB</sub> voltage is 0.5 V.

## 7.3.4 Mode Selection (PFM/FPWM)

The mode pin is a digital input to enable PFM/FPWM.

When the MODE pin is connected to logic low, the device works in auto PFM mode. The device features a power save mode to maintain the highest efficiency over the full operating output current range. PFM automatically changes the converter operation from CCM to pulse frequency modulation.

When the MODE pin is connected to logic high, the device works in forced PWM mode, regardless of the output current, to achieve minimum output ripple.

#### 7.3.5 Reverse Current Operation

The device can support reverse current operation (the current flows from VOUT pin to VIN pin). If the output feedback voltage on the FB pin is higher than the reference voltage, the converter regulation forces a current into the input capacitor. The reverse current operation is independent of the  $V_{IN}$  voltage or  $V_{OUT}$  voltage ratio, hence it is possible on all device operation modes boost, buck, or buck-boost.

#### 7.3.6 Protection Features

The following sections describe the protection features of the device.

## 7.3.6.1 Input Overvoltage Protection

The TPS631000 has input overvoltage protection. It avoids any damage to the device in case the current flows from the output to the input and the input source cannot sink current (for example, a diode in the supply path).

If forced PWM mode is active, the current can go negative until it reaches the sink current limit. Once the input voltage threshold,  $V_{T+(IVP)}$ , is reached on the VIN pin, the protection disables forced PWM mode and only allows current to flow from VIN to VOUT. After the input voltage drops under the input voltage protection threshold, forced PWM mode can be activated again.

## 7.3.6.2 Output Overvoltage Protection

The TPS631000 has the output overvoltage protection. It avoids any damage to the device in case the external feedback pin is not working properly.

If the output voltage threshold  $V_{T+(OVP)}$  is reach on the VOUT pin, the protection disables converter power stage and enter a high impedance at the switch nodes.

## 7.3.6.3 Short Circuit Protection

The device features peak current limit performance at short circuit protection. Figure 7-2 shows a typical device behavior of an short/overload event of the short circuit protection.




Figure 7-2. Typical Device Behavior During Short Circuit Protection

#### 7.3.6.4 Thermal Shutdown

To avoid thermal damage of the device, the temperature of the die is monitored. The device stops operation once the sensed temperature rises over the thermal threshold. After the temperature drops below the thermal shutdown hysteresis, the converter returns to normal operation.

#### 7.4 Device Functional Modes

The device has two functional modes: off and on. The device enters the on mode when the voltage on the VIN pin is higher than the UVLO threshold and a high logic level is applied to the EN pin. The device enters the off mode when the voltage on the VIN pin is lower than the UVLO threshold or a low logic level is applied to the EN pin.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated






Figure 7-3. Device Functional Modes

## 8 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 8.1 Application Information

The TPS631000 is a high-efficiency, low-quiescent current, buck-boost converter. The device is suitable for applications needing a regulated output voltage from an input supply that can be higher or lower than the output voltage.

## 8.2 Typical Application




Figure 8-1. 3.3-V<sub>OUT</sub> Typical Application

#### 8.2.1 Design Requirements

The design parameters are listed in Table 8-1.

Table 8-1. Design Parameters

PARAMETERS	VALUES	
Input voltage	2.7 V to 4.3 V	
Output voltage	3.3 V	
Output current	1.5 A	

#### 8.2.2 Detailed Design Procedure

The first step is the selection of the output filter components. To simplify this process, Section 6.3 outlines minimum and maximum values for inductance and capacitance. Tolerance and derating should be taken into account when selecting nominal inductance and capacitance.

## 8.2.2.1 Custom Design with WEBENCH Tools

Click here to create a custom design using the TPS631000 device with the WEBENCH® Power Designer.

Start by entering your V<sub>IN</sub>, V<sub>OUT</sub> and I<sub>OUT</sub> requirements.

#### www.ti.com

- 2. Optimize your design for key parameters like efficiency, footprint or cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
- 3. WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
- 4. In most cases, you will also be able to:
  - Run electrical simulations to see important waveforms and circuit performance,
  - Run thermal simulations to understand the thermal performance of your board,
  - · Export your customized schematic and layout into popular CAD formats,
  - · Print PDF reports for the design, and share your design with colleagues.
- 5. Get more information about WEBENCH tools at www.ti.com/webench.

#### 8.2.2.2 Inductor Selection

The inductor selection is affected by several parameters such as the following:

- Inductor ripple current
- · Output voltage ripple
- · Transition point into power save mode
- Efficiency

See Table 8-2 for typical inductors.

For high efficiencies, the inductor should have a low DC resistance to minimize conduction losses. Especially at high-switching frequencies, the core material has a high impact on efficiency. When using small chip inductors, the efficiency is reduced mainly due to higher inductor core losses. This needs to be considered when selecting the appropriate inductor. The inductor value determines the inductor ripple current. The larger the inductor value, the smaller the inductor ripple current and the lower the conduction losses of the converter. Conversely, larger inductor values cause a slower load transient response. To avoid saturation of the inductor, the peak current for the inductor in steady state operation is calculated using Equation 3. Only the equation that defines the switch current in boost mode is shown because this provides the highest value of current and represents the critical current value for selecting the right inductor.

Duty Cycle Boost 
$$D = \frac{V_{OUT} - V_{IN}}{V_{OUT}}$$
 (2)

$$I_{PEAK} = \frac{Iout}{\eta \times (1 - D)} + \frac{Vin \times D}{2 \times f \times L}$$
(3)

#### where:

- D = duty cycle in boost mode
- f = converter switching frequency (typical 2.2 MHz)
- L = inductor value
- η = estimated converter efficiency (use the number from the efficiency curves or 0.9 as an assumption)

Note

The calculation must be done for the minimum input voltage in boost mode.

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. It is recommended to choose an inductor with a saturation current 20% higher than the value calculated using Equation 3. Possible inductors are listed in Table 8-2.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

Table	8-2	List of	Recommer	habr	Inductors

INDUCTOR VALUE [µH]	SATURATION CURRENT [A]	DCR [mΩ]	PART NUMBER	MANUFACTURER <sup>(1)</sup>	SIZE (L × W × H mm)
1	4.3	42	DFE252012P-1R0M=P2	MuRata	2.5 × 2.0 × 1.2
1	4.2	43	HTEK20161T-1R0MSR	Cyntec	2.0 × 1.6 × 1.0
1	2.2	75	MAKK2016T1R0M <sup>(2)</sup>	Taiyo Yuden	2.0 × 1.6 × 1.0
1	2.0	144	DFE18SAN1R0ME0 (2)	Murata	1.6 × 0.8 × 0.8

- (1) See the Third-Party Products Disclaimer.
- (2) This inductor does not support full output current range.

#### 8.2.2.3 Output Capacitor Selection

For the output capacitor, use small ceramic capacitors placed as close as possible to the VOUT and PGND pins of the IC. The recommended nominal output capacitor value is a single 47  $\mu$ F. If, for any reason, the application requires the use of large capacitors that cannot be placed close to the IC, use a smaller ceramic capacitor in parallel to the large capacitor. The small capacitor should be placed as close as possible to the VOUT and PGND pins of the IC.

It is important that the effective capacitance is given according to the recommended value in Section 6.3. In general, consider DC bias effects resulting in less effective capacitance. The choice of the output capacitance is mainly a tradeoff between size and transient behavior as higher capacitance reduces transient response over/undershoot and increases transient response time. Possible output capacitors are listed in Table 8-3.

There is no upper limit for the output capacitance value.

**Table 8-3. List of Recommended Capacitors** 

CAPACITOR VALUE [µF]	VOLTAGE RATING [V]	GE RATING [V] ESR [mΩ]		MANUFACTURER <sup>(1)</sup>	SIZE (METRIC)	
47	6.3	10	GRM219R60J476ME44	Murata	0805 (2012)	
47	10	40	CL10A476MQ8QRN	Semco	0603 (1608)	

(1) See the Third-Party Products Disclaimer.

#### 8.2.2.4 Input Capacitor Selection

A 22-µF input capacitor is recommended to improve line transient behavior of the regulator and EMI behavior of the total power supply circuit. An X5R or X7R ceramic capacitor placed as close as possible to the VIN and PGND pins of the IC is recommended. This capacitance can be increased without limit. If the input supply is located more than a few inches from the TPS631000, additional bulk capacitance can be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of 47 µF is a typical choice.

**Table 8-4. List of Recommended Capacitors** 

CAPACITOR VALUE [µF]	VOLTAGE RATING [V]	ESR [mΩ]	PART NUMBER	MANUFACTURER <sup>(1)</sup>	SIZE (METRIC)	
22	6.3	43	GRM187R61A226ME15	Murata	0603 (1608)	
10	10	40	GRM188R61A106ME69	Murata	0603 (1608)	

(1) See the Third-Party Products Disclaimer.

#### 8.2.2.5 Setting the Output Voltage

The output voltage is set by an external resistor divider. The resistor divider must be connected between VOUT, FB, and GND. The feedback voltage is 500 mV nominal.

The low-side resistor R2 (between FB and GND) should not exceed 100 k $\Omega$ . The high-side resistor (between FB and VOUT) R1 is calculated with Equation 4.



$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right)$$
 (4)

## where


• V<sub>FB</sub> = 500 mV

Table 8-5. Resistor Selection For Typical Output Voltages

V <sub>OUT</sub>	R1	R2
2.5 V	365	91
3.3 V	511	91
3.6 V	562	91
5 V	806	91




## 8.2.3 Application Curves






## 8.2.3 Application Curves (continued)





## 8.2.3 Application Curves (continued)



## 8.2.3 Application Curves (continued)




Table 8-6. Components for Application Characteristic Curves for  $V_{OUT} = 3.3 \text{ V}$ 

REFERENCE	DESCRIPTION(2)	PART NUMBER	MANUFACTURER <sup>(1)</sup>
U1	High Power Density 1.5 A Buck-Boost Converter	TPS631000	Texas Instruments
L1	1.0 $\mu$ H, 2.5 mm x 2.0 mm, 4.3 A, 42 m $\Omega$	DFE252012P-1R0M=P2	MuRata
C1	22 μF, 0603, Ceramic Capacitor, ±20%, 6.3 V	GRM187R61A226ME15	Murata
C2	47 μF, 0805, Ceramic Capacitor, ±20%, 6.3 V	GRM219R60J476ME44	Murata
R1	511 kΩ, 0603 Resistor, 1%, 100 mW	Standard	Standard
R2	91 kΩ, 0603 Resistor, 1%, 100 mW	Standard	Standard

- (1) See the Third-Party Products Disclaimer.
- (2) For other output voltages, refer to Table 8-5 for resistor values.

# 9 Power Supply Recommendations

The TPS631000 device has no special requirements for its input power supply. The input power supply output current needs to be rated according to the supply voltage, output voltage, and output current of the TPS631000.



## 10 Layout

# 10.1 Layout Guidelines

The PCB layout is an important step to maintain the high performance of the TPS631000 device.

- Place input and output capacitors as close as possible to the IC. Traces need to be kept short. Route
  wide and direct traces to the input and output capacitors results in low trace resistance and low parasitic
  inductance.
- The sense trace connected to FB is signal trace. Keep these traces away from LX1 and LX2 nodes.

## 10.2 Layout Example




Figure 10-1. Layout Example

# 11 Device and Documentation Support

## 11.1 Device Support

## 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 11.1.2 Development Support

### 11.1.2.1 Custom Design with WEBENCH Tools

Click here to create a custom design using the TPS631000 device with the WEBENCH® Power Designer.

- 1. Start by entering your  $V_{\text{IN}}$ ,  $V_{\text{OUT}}$  and  $I_{\text{OUT}}$  requirements.
- 2. Optimize your design for key parameters like efficiency, footprint or cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
- 3. WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
- 4. In most cases, you will also be able to:
  - Run electrical simulations to see important waveforms and circuit performance,
  - · Run thermal simulations to understand the thermal performance of your board,
  - · Export your customized schematic and layout into popular CAD formats,
  - · Print PDF reports for the design, and share your design with colleagues.
- 5. Get more information about WEBENCH tools at www.ti.com/webench.

## 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 20-May-2022

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS631000DRLR	ACTIVE	SOT-5X3	DRL	8	4000	RoHS & Green	Call TI   SN	Level-1-260C-UNLIM	-40 to 125	2N4W	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 20-May-2022

## TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS631000DRLR	SOT-5X3	DRL	8	4000	180.0	8.4	2.75	1.9	0.8	4.0	8.0	Q3

www.ti.com 20-May-2022




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS631000DRLR	SOT-5X3	DRL	8	4000	210.0	185.0	35.0	



PLASTIC SMALL OUTLINE




## NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not accord 0.45 mercage side.
- exceed 0.15 mm per side.
- 4. Reference JEDEC Registration MO-293, Variation UDAD



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated