







TPS7A16A SBVS428 - MAY 2022

TPS7A16A

60-V, 5-μA I_O, 100-mA, Low-Dropout Voltage Regulator With Enable and Power-Good

1 Features

Wide input voltage range: 3 V to 60 V

Ultra-low quiescent current: 5 µA

Quiescent current at shutdown: 1 µA

Output current: 100 mA

Low dropout voltage: 60 mV at 20 mA

Accuracy: 2%

Available in:

Fixed output voltage: 3.3 V, 5 V

Adjustable version: Approximately 1.2 to 18.5 V

Power-good with programmable delay

Current-limit and thermal shutdown protections

Stable with ceramic output capacitors: ≥ 2.2 µF

Package: High-thermal-performance HVSSOP-8 PowerPAD™

2 Applications

- Emergency call (eCall)
- Battery management systems (BMS)
- Onboard (OBC) and wireless chargers
- DC/DC converters

3 Description

The TPS7A16A ultra-low-power, low-dropout (LDO) voltage regulator offers the benefits of ultralow quiescent current, high input voltage, and miniaturized, high-thermal-performance packaging.

The TPS7A16A is designed for continuous or sporadic (power backup) battery-powered applications where ultra-low quiescent current is critical to extending system battery life.


TPS7A16A offers an enable compatible with standard complementary metal oxide semiconductor (CMOS) logic and an integrated opendrain, active-high, power-good output (PG) with a user-programmable delay. These pins are intended for use in microcontroller-based, battery-powered applications where power-rail sequencing is required.

In addition, the TPS7A16A is ideal for generating a low-voltage supply from multicell solutions ranging from high-cell-count, power-tool packs to automotive applications. Not only can this device supply a wellregulated voltage rail, but the TPS7A16A can also withstand and maintain regulation during voltage transients. These features translate to simpler and more cost-effective, electrical surge-protection circuitry.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS7A16A	HVSSOP PowerPAD (8)	3.00 mm × 3.00 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application Schematic



Table of Contents

1 Features	1	8 Application and Implementation	<mark>11</mark>
2 Applications	1	8.1 Application Information	11
3 Description	1	8.2 Typical Application	11
4 Revision History	2	9 Power Supply Recommendations	
5 Pin Configuration and Functions	3	10 Layout	14
6 Specifications	4	10.1 Layout Guidelines	14
6.1 Absolute Maximum Ratings	4	10.2 Layout Examples	15
6.2 ESD Ratings	4	11 Device and Documentation Support	17
6.3 Recommended Operating Conditions	4	11.1 Device Support	17
6.4 Thermal Information	5	11.2 Receiving Notification of Documentation Update	es <mark>17</mark>
6.5 Electrical Characteristics	5	11.3 Support Resources	17
6.6 Typical Characteristics	6	11.4 Trademarks	17
7 Detailed Description	9	11.5 Electrostatic Discharge Caution	17
7.1 Overview	9	11.6 Glossary	17
7.2 Functional Block Diagram	9	12 Mechanical, Packaging, and Orderable	
7.3 Feature Description	9	Information	17
7.4 Device Functional Modes	10	12.1 Mechanical Data	18

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
May 2022	*	Initial release

5 Pin Configuration and Functions




Figure 5-1. DGN Package, 8-Pin HVSSOP PowerPAD With Exposed Thermal Pad (Top View)

NC - No internal connection

Table 5-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
DELAY	7	0	Delay pin. Connect a capacitor to GND to adjust the PG delay time; leave open if the reset function is not needed.
EN	5	I	Enable pin. This pin turns the regulator on or off. If $V_{EN} \ge V_{EN_HI}$, the regulator is enabled. If $V_{EN} \le V_{EN_LO}$, the regulator is disabled. If not used, the EN pin can be connected to IN. Make sure that $V_{EN} \le V_{IN}$ at all times.
FB/DNC	2	I	For the adjustable version, the feedback pin is the input to the control-loop error amplifier. This pin sets the output voltage of the device when the regulator output voltage is set by external resistors. For the fixed-voltage versions, do not connect to this pin. Do not route this pin to any electrical net, not even to GND or IN.
GND	4	_	Ground pin.
IN	8	I	Regulator input supply pin. A capacitor > $0.1 \mu\text{F}$ must be tied from this pin to ground to assure stability. Connect a $10\text{-}\mu\text{F}$ ceramic capacitor from IN to GND (as close to the device as possible) to reduce circuit sensitivity to the printed-circuit-board (PCB) layout, especially when long input traces or high source impedances are encountered.
NC	6	_	This pin can be left open or tied to any voltage between GND and IN.
OUT	1	0	Regulator output pin. A capacitor > 2.2 µF must be tied from this pin to ground to assure stability. Connect a 10-µF ceramic capacitor from OUT to GND (as close to the device as possible) to maximize ac performance.
PG	3	Power-good pin. Open-collector output; leave open or connect to GND if the power-good function is not needed.	
Thermal pad	Pad	_	Solder to the PCB to enhance thermal performance. Although the thermal pad can be left floating, TI highly recommends connecting the thermal pad to the GND plane.



6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT	
	IN pin to GND pin	-0.3	62		
	OUT pin to GND pin	-0.3	20		
	OUT pin to IN pin	-62	0.3		
	FB pin to GND pin	-0.3	3		
Voltage	FB pin to IN pin	-62	0.3	V	
	EN pin to IN pin	-62	0.3		
	EN pin to GND pin	-0.3	62		
	PG pin to GND pin	-0.3	5.5		
	DELAY pin to GND pin	-0.3	5.5		
Current	Peak output	Internally lim	ited		
Townserstore	Operating virtual junction, T _J , absolute maximum ⁽²⁾	-40	150	°C	
Temperature	Storage, T _{STG}	-65	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

					VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ Device HBM ESD classification level 2	±2000			
V _(ESD) Electrostatic discharge	Charged-device model (CDM), per JEDEC	Corner pins (OUT, GND, IN, and EN)	±750	V		
	specification JESD22-C101 ⁽²⁾ Device CDM ESD classification level C3B		Other pins	±500		

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{IN}	Input voltage	3	60	V
V _{OUT}	Output voltage	1.2	18.5	V
EN	EN pin voltage	0	V _{IN}	V
EIN	EN pin slew-rate, voltage ramp-up		1.5	V/µs
DELAY	Delay pin voltage	0	5	V
PG	Power-good pin voltage	0	5	V

Submit Document Feedback

⁽²⁾ Permanent damage does not occur to the part operating within this range, though electrical performance is not specified outside the operating ambient temperature range.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.4 Thermal Information

	THERMAL METRIC(1)		UNIT
	I TERMAL METRIC	8 PINS	UNII
R _{0JA}	Junction-to-ambient thermal resistance	52.5	°C/W
R _{0JC(top)}	Junction-to-case(top) thermal resistance	72.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	24.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	2.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	24.0	°C/W
R _{θJC(bot)}	Junction-to-case(bottom) thermal resistance	10.1	°C/W

⁽¹⁾ For information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

at T_A = -40°C to +125°C, V_{IN} = $V_{OUT(NOM)}$ + 500 mV or V_{IN} = 3 V (whichever is greater), V_{EN} = V_{IN} , I_{OUT} = 10 μ A, C_{IN} = 2.2 μ F, C_{OUT} = 2.2 μ F, and FB tied to OUT (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage range		3		60	V
V _{REF}	Internal reference	$T_A = 25^{\circ}C$, $V_{FB} = V_{REF}$, $V_{IN} = 3$ V, $I_{OUT} = 10 \mu A$	1.169	1.193	1.217	V
V _{UVLO}	Undervoltage lockout threshold			2		V
V _{OUT}	Output voltage range	$V_{IN} \ge V_{OUT(NOM)} + 0.5 V$	V _{REF}		18.5	V
	Overall V _{OUT} accuracy	$V_{OUT(NOM)} + 0.5 \text{ V} \le V_{IN} \le 60 \text{ V}^{(1)},$ 10 μ A $\le I_{OUT} \le 100 \text{ mA}$	-2%		2%	
$\Delta V_{O(\Delta VI)}$	Line regulation	3 V ≤ V _{IN} ≤ 60 V		±1		%V _{OUT}
ΔV _{O(ΔΙΟ)}	Load regulation	10 μA ≤ I _{OUT} ≤ 100 mA		±1		%V _{OUT}
	Dranaut valtage	V _{IN} = 0.95xV _{OUT(NOM)} , I _{OUT} = 20 mA		60		mV
V_{DO}	Dropout voltage	V _{IN} = 0.95 × V _{OUT(NOM)} , I _{OUT} = 100 mA		265	500	mv
	Current limit	$V_{OUT} = 90\% V_{OUT(NOM)}, V_{IN} = V_{OUT(NOM)} + 1 V^{(3)}$	101	225	400	mA mA
I _{LIM}		V _{OUT} = 90% V _{OUT(NOM)} , V _{IN} = 3 V ⁽⁴⁾	101	225	400	
	Ground current	3 V ≤ V _{IN} ≤ 60 V, I _{OUT} = 10 μA		5	15	μА
I _{GND}		I _{OUT} = 100 mA, V _{OUT} = 1.2 V		60		
I _{SHDN}	Shutdown supply current	V _{EN} = 0.4 V, V _{IN} = 12 V		0.59	5.0	μA
I _{FB}	Feedback current ⁽²⁾		-1	0	1	μA
I _{EN}	Enable current	$3 \text{ V} \le \text{V}_{\text{IN}} \le 12 \text{ V}, \text{V}_{\text{IN}} = \text{V}_{\text{EN}}$	-1	0.01	1	μA
V _{EN_HI}	Enable high-level voltage		1.2			V
V _{EN_LO}	Enable low-level voltage				0.3	V
V	DC trin threehold	OUT pin floating, V _{FB} increasing, V _{IN} ≥ V _{IN_MIN}	85		95	0/ \ /
V _{IT}	PG trip threshold	OUT pin floating, V _{FB} decreasing, V _{IN} ≥ V _{IN_MIN}	83		93	%V _{OUT}
V _{HYS}	PG trip hysteresis			2.3		%V _{OUT}
V _{PG, LO}	PG output low voltage	OUT pin floating, V_{FB} = 80% V_{REF} , I_{PG} = 100 μ A			0.4	V
I _{PG, LKG}	PG leakage current	V _{PG} = V _{OUT(NOM)}	-1		1	μA
I _{DELAY}	DELAY pin current			1	2	μA
PSRR	Power-supply rejection ratio	V_{IN} = 3 V, $V_{OUT(NOM)}$ = V_{REF} , C_{OUT} = 10 μ F, f = 100 Hz		50		dB
т	Thormal shutdown tomporature	Shutdown, temperature increasing		175		°C
T _{SD}	Thermal shutdown temperature	Reset, temperature decreasing		155		°C

⁽¹⁾ Maximum input voltage is limited to 24 V because of the package power dissipation limitations at full load (P ≈ (V_{IN} – V_{OUT}) × I_{OUT} = (24 V – V_{REF}) × 50 mA ≈ 1.14 W). The device is capable of sourcing a maximum current of 50 mA at higher input voltages as long as the power dissipated is within the thermal limits of the package plus any external heat sinking.

⁽²⁾ I_{FB} > 0 μA flows out of the device.


⁽³⁾ For fixed output voltages only.

⁽⁴⁾ For adjustable output only, where $V_{OUT} = 1.2 \text{ V}$.



6.6 Typical Characteristics

at $T_A = -40$ °C to 125°C, $V_{IN} = V_{OUT(NOM)} + 0.5$ V or $V_{IN} = 3$ V (whichever is greater), $V_{EN} = V_{IN}$, $I_{OUT} = 10$ μ A, $C_{IN} = 1$ μ F, $C_{OUT} = 2.2$ μ F, and FB tied to OUT (unless otherwise noted)



6.6 Typical Characteristics (continued)

at $T_A = -40$ °C to 125°C, $V_{IN} = V_{OUT(NOM)} + 0.5$ V or $V_{IN} = 3$ V (whichever is greater), $V_{EN} = V_{IN}$, $I_{OUT} = 10$ μ A, $C_{IN} = 1$ μ F, $C_{OUT} = 2.2$ μ F, and FB tied to OUT (unless otherwise noted)





Figure 6-11. Power-Supply Rejection Ratio vs Frequency

Figure 6-12. Output Spectral Noise Density



6.6 Typical Characteristics (continued)

at $T_A = -40$ °C to 125°C, $V_{IN} = V_{OUT(NOM)} + 0.5$ V or $V_{IN} = 3$ V (whichever is greater), $V_{EN} = V_{IN}$, $I_{OUT} = 10$ μ A, $C_{IN} = 1$ μ F, $C_{OUT} = 2.2$ μ F, and FB tied to OUT (unless otherwise noted)




7 Detailed Description

7.1 Overview

The TPS7A16A is an ultra-low-power, low-dropout (LDO) voltage regulator that offers the benefits of ultra-low quiescent current, high input voltage, and miniaturized, high thermal-performance packaging. The TPS7A16A also offers an enable pin (EN) and an integrated open-drain, active-high, power-good output (PG) with a user-programmable delay.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Enable (EN)

The enable pin is a high-voltage-tolerant pin. A high input on EN actives the device and turns on the regulator. For self-bias applications, connect this input to the IN pin. Ensure that $V_{EN} \le V_{IN}$ at all times.

When the enable signal is comprised of pulse-width modulation (PWM) pulses, the slew rate of the rising and falling edges must be less than 1.5 V/µs. Adding a 0.1-µF capacitor from the EN pin to GND is recommended.

7.3.2 Regulated Output (V_{OUT})

The OUT pin is the regulated output based on the required voltage. The output has current limitation. During initial power up, the regulator has a soft-start incorporated to control the initial current through the pass element. In the event that the regulator drops out of regulation, the output tracks the input minus a drop based on the load current. When the input voltage drops below the undervoltage lockout (UVLO) threshold, the regulator shuts down until the input voltage recovers above the minimum start-up level.

7.3.3 PG Delay Timer (DELAY)

The power-good delay time (t_{DELAY}) is defined as the time period from when V_{OUT} exceeds the PG trip threshold voltage (V_{IT}) to when the PG output is high. This power-good delay time is set by an external capacitor (C_{DELAY}) connected from the DELAY pin to GND; this capacitor is charged from 0 V to approximately 1.8 V by the DELAY pin current (I_{DELAY}) when V_{OUT} exceeds the PG trip threshold (V_{IT}).



7.4 Device Functional Modes

7.4.1 Power-Good

The power-good (PG) pin is an open-drain output and can be connected to any 5.5-V or lower rail through an external pullup resistor. When no C_{DELAY} is used, the PG output is high-impedance when V_{OUT} is greater than the PG trip threshold (V_{IT}). If V_{OUT} drops below V_{IT} , the open-drain output turns on and pulls the PG output low. If output voltage monitoring is not needed, the PG pin can be left floating or connected to GND.

To ensure proper operation of the power-good feature, maintain $V_{IN} \ge 3 \text{ V} (V_{IN MIN})$.

7.4.1.1 Power-Good Delay and Delay Capacitor

The power-good delay time (t_{DELAY}) is defined as the time period from when V_{OUT} exceeds the PG trip threshold voltage (V_{IT}) to when the PG output is high. This power-good delay time is set by an external capacitor (C_{DELAY}) connected from the DELAY pin to GND; this capacitor is charged from 0 V to approximately 1.8 V by the DELAY pin current (I_{DELAY}) when V_{OUT} exceeds the PG trip threshold (V_{IT}).

When C_{DELAY} is used, the PG output is high-impedance when V_{OUT} exceeds V_{IT}, and V_{DELAY} exceeds V_{REF}.

The power-good delay time can be calculated using: $t_{DELAY} = (C_{DELAY} \times V_{REF}) / I_{DELAY}$. For example, when $C_{DELAY} = 10$ nF, the PG delay time is approximately 12 ms; that is, (10 nF × 1.193 V) / 1 μ A = 11.93 ms.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TPS7A16A offers the benefit of ultra-low quiescent current, high input voltage, and miniaturized, high-thermal-performance packaging.

The TPS7A16A is designed for continuous or sporadic (power backup) battery-operated applications where ultra-low quiescent current is critical to extending system battery life.

8.2 Typical Application

8.2.1 TPS7A16A Circuit as an Adjustable Regulator




Figure 8-1. The TPS7A16A Circuit as an Adjustable Regulator Schematic

8.2.1.1 Design Requirements

Table 8-1 lists the design parameters for this application.

Table 8-1. Design Parameters

	•
DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	5.5 V to 40 V
Output voltage	5 V
Output current rating	100 mA
Output capacitor range	2.2 μF to 100 μF
Delay capacitor range	100 pF to 100 nF



8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Adjustable Voltage Operation

The TPS7A16A has an output voltage range from 1.194 V to 20 V. As shown in Figure 8-2, the nominal output of the device is set by two external resistors.




Figure 8-2. Adjustable Operation

Equation 1 can calculate R_1 and R_2 for any output voltage range:

$$R_1 = R_2 \left(\frac{V_{OUT}}{V_{REF}} - 1 \right) \tag{1}$$

8.2.1.2.1.1 Resistor Selection

Use resistors in the order of $M\Omega$ to keep the overall quiescent current of the system as low as possible (by making the current used by the resistor divider negligible compared to the quiescent current of the device).

If greater voltage accuracy is required, take into account the voltage offset contributions as a result of feedback current and use 0.1% tolerance resistors.

Table 8-2 shows the resistor combination to achieve an output for a few of the most common rails using commercially available 0.1% tolerance resistors to maximize nominal voltage accuracy, while adhering to the formula in Equation 1.

V _{OUT}	R ₁	R ₂	V _{OUT} / (R ₁ + R ₂) « I _Q	NOMINAL ACCURACY
1.194 V	0 Ω	∞	0 μΑ	±2%
1.8 V	1.18 ΜΩ	2.32 ΜΩ	514 nA	±(2% + 0.14%)
25 V	1.5 ΜΩ	1.37 ΜΩ	871 nA	±(2% + 0.16%)
3.3 V	2 ΜΩ	1.13 ΜΩ	1056 nA	±(2% + 0.35%)
5 V	3.4 ΜΩ	1.07 ΜΩ	1115 nA	±(2% + 0.39%)
10 V	7.87 ΜΩ	1.07 ΜΩ	1115 nA	±(2% + 0.42%)
12 V	14.3 ΜΩ	1.58 ΜΩ	755 nA	±(2% + 0.18%)
15 V	42.2 MΩ	3.65 ΜΩ	327 nA	±(2% + 0.19%)
18 V	16.2 ΜΩ	1.15 ΜΩ	1038 nA	±(2% + 0.26%)

Table 8-2. Selected Resistor Combinations

Close attention must be paid to board contamination when using high-value resistors; board contaminants can significantly impact voltage accuracy. If board cleaning measures cannot be ensured, consider using a fixed-voltage version of the TPS7A16A or using resistors in the order of hundreds or tens of $k\Omega$.

8.2.1.2.2 Capacitor Recommendations

Use low equivalent-series-resistance (ESR) capacitors for the input, output, and feed-forward capacitors. Ceramic capacitors with X7R and X5R dielectrics are preferred. These dielectrics offer more stable characteristics. Ceramic X7R capacitors offer improved overtemperature performance, but ceramic X5R capacitors are the most cost-effective and are available in higher values.

However, high-ESR capacitors can degrade PSRR.

8.2.1.2.3 Input and Output Capacitor Requirements

The TPS7A16A ultra-low-power, high-voltage linear regulator achieves stability with a minimum input capacitance of 0.1 μ F and output capacitance of 2.2 μ F; however, use a 10- μ F ceramic capacitor to maximize ac performance.

8.2.1.2.4 Feed-Forward Capacitor (Only for Adjustable Version)

Although a feed-forward capacitor (C_{FF}) from OUT to FB is not needed to achieve stability, using a 0.01- μ F feed-forward capacitor helps maximize ac performance.

8.2.1.2.5 Transient Response

As with any regulator, increasing the size of the output capacitor reduces over- and undershoot magnitude but increases the duration of the transient response.

8.2.1.3 Application Curves




Figure 8-3. Channel 1 is V_{OUT} , Channel 2 is PG, Channel 4 is I_{OUT} , V_{IN} is 12 V and Ready Before EN




Figure 8-4. Channel 1 is V_{OUT} , Channel 2 is PG, Channel 3 is EN, Channel 4 is I_{OUT} , and V_{IN} is 12 V Connected to EN



9 Power Supply Recommendations

The device is designed for operation from an input voltage supply with a range between 3 V and 60 V. This input supply must be well regulated. The TPS7A16A ultra-low-power, high-voltage linear regulator achieves stability with a minimum input capacitance of 0.1 μ F and output capacitance of 2.2 μ F; however, use a 10- μ F ceramic capacitor to maximize ac performance.

10 Layout

10.1 Layout Guidelines

To improve ac performance such as PSRR, output noise, and transient response, the board is recommended to be designed with separate ground planes for IN and OUT, with each ground plane connected only at the GND pin of the device. This grounding scheme is commonly referred to as *star grounding*. In addition, directly connect the ground connection for the output capacitor to the GND pin of the device.

Equivalent series inductance (ESL) and ESR must be minimized in order to maximize performance and ensure stability. Every capacitor must be placed as close as possible to the device and on the same side of the PCB as the regulator itself.

Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. The use of vias and long traces is strongly discouraged because they can impact system performance negatively and even cause instability.

If possible, and to ensure the maximum performance denoted in this document, use the same layout pattern used for the TPS7A16A evaluation board, available at www.ti.com.

Layout is a critical part of good power-supply design. There are several signal paths that conduct fast-changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power-supply performance. To help eliminate these problems, bypass the IN pin to ground with a low-ESR ceramic bypass capacitor with X5R or X7R dielectric.

Acceptable performance can be obtained with alternative PCB layouts; however, the layout and the schematic have been shown to produce good results and are meant as a guideline.

Figure 10-1 illustrates the schematic for the suggested layout. Figure 10-2 and Figure 10-3 depict the top and bottom printed circuit board (PCB) layers for the suggested layout, respectively.

10.1.1 Additional Layout Considerations

The high impedance of the FB pin makes the regulator sensitive to parasitic capacitances that can couple undesirable signals from nearby components (especially from logic and digital devices, such as microcontrollers and microprocessors). These capacitively-coupled signals can produce undesirable output voltage transients. Thus, use a fixed-voltage version of the TPS7A16A, or isolate the FB node by flooding the local PCB area with ground-plane copper to minimize any undesirable signal coupling.

10.1.2 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Using heavier copper increases the effectiveness of removing heat from the device. The addition of plated through-holes to heat dissipating layers also improves the heat sink effectiveness.

Power dissipation depends on input voltage and load conditions. As Equation 2 shows, power dissipation (P_D) is equal to the product of the output current times the voltage drop across the output pass transistor:

$$P_{D} = (V_{IN} - V_{OUT}) I_{OUT}$$
(2)



10.1.3 Thermal Considerations

Thermal protection disables the output when the junction temperature rises to approximately 170°C, allowing the device to cool. When the junction temperature cools to approximately 150°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting the regulator from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat-spreading area. For reliable operation, limit junction temperature to a maximum of 125°C at the worst-case ambient temperature for a given application. To estimate the margin of safety in a complete design (including the copper heat-spreading area), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, trigger thermal protection at least 45°C above the maximum expected ambient condition of the particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A16A is designed to protect against overload conditions. This circuitry is not intended to replace proper heat sinking. Continuously running the TPS7A16A into thermal shutdown degrades device reliability.

10.2 Layout Examples




Figure 10-1. Schematic for Suggested Layout






Figure 10-2. Suggested Layout: Top Layer




Figure 10-3. Suggested Layout: Bottom Layer

11 Device and Documentation Support

11.1 Device Support

11.1.1 Device Nomenclature

Table 11-1. Device Nomenclature1

PRODUCT	V _{OUT} , PACKAGE, QUANTITY	
TPS7A16 xx A yyyz	 xx is the nominal output voltage. Two digits are used in the ordering number (for example, 33 = 3.3 V; 01 = adjustable). yyy is the package designator. z is the package quantity. R is for reel (2500 pieces for DGN). 	

1. For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.4 Trademarks

PowerPAD[™] and TI E2E[™] are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

DGN0008A




12.1 Mechanical Data

PACKAGE OUTLINE

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
 Reference JEDEC registration MO-187.




EXAMPLE BOARD LAYOUT

DGN0008A

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- Notider mask tolerances between and around signal pads can vary based on board fabrication site.
 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.




EXAMPLE STENCIL DESIGN

DGN0008A

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)



Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{11.} Board assembly site may have different recommendations for stencil design.



www.ti.com 10-Aug-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A1601ADGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	2RDT	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS7A16A:

PACKAGE OPTION ADDENDUM

www.ti.com 10-Aug-2022

Automotive : TPS7A16A-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Nov-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A1601ADGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Nov-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS7A1601ADGNR	HVSSOP	DGN	8	2500	366.0	364.0	50.0	

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated