SBAS408E-JUNE 2007-REVISED MARCH 2008

# 1.2V to 3.6V, 12-Bit, Nanopower, 4-Wire TOUCH SCREEN CONTROLLER with I<sup>2</sup>C™ Interface

#### **FEATURES**

- 4-Wire Touch Screen Interface
- Ratiometric Conversion
- Single 1.2V to 3.6V Supply
- Preprocessing to Reduce Bus Activity
- High-Speed I<sup>2</sup>C-Compatible Interface
- Internal Detection of Screen Touch
- Register-Based Programmable:
  - 10-Bit or 12-Bit Resolution
  - Sampling Rates
  - System Timing
- On-Chip Temperature Measurement
- Touch Pressure Measurement
- Auto Power-Down Control
- Low Power:
  - 760μW at 1.8V, 50SSPS
  - 580μW at 1.6V, 50SSPS
  - 285μW at 1.2V, 50SSPS
  - 74μW at 1.6V, 8.2kSPS Eq. Rate
  - 47μW at 1.2V, 8.2kSPS Eq. Rate
- Enhanced ESD Protection:
  - ±8kV HBM
  - ±1kV CDM
  - ±25kV Air Gap Discharge
  - ±12kV Contact Discharge
- 2.5 x 2.5 WCSP-18 and 4 x 4 QFN-20 Packages

U.S. Patent No. 6,246,394; other patents pending.

#### **APPLICATIONS**

- Cellular Phones
- Portable Instruments
- MP3 Players, Pagers
- Multiscreen Touch Control


#### DESCRIPTION

The TSC2004 is a very low-power touch screen controller designed to work with power-sensitive, handheld applications that are based on advanced low-voltage processors. It works with a supply voltage as low as 1.2V, which can be supplied by a single-cell battery. It contains a complete, ultralow-power, 12-bit, analog-to-digital (A/D) resistive touch screen converter, including drivers and the control logic to measure touch pressure.

In addition to these standard features, the TSC2004 offers preprocessing of the touch screen measurements to reduce bus loading, thus reducing the consumption of host processor resources that can then be redirected to more critical functions.

The TSC2004 supports an I<sup>2</sup>C serial bus and data transmission protocol in all three defined modes: standard, fast, and high-speed. It offers programmable resolution of 10 or 12 bits to accommodate different screen sizes and performance needs.

The TSC2004 is available in a miniature, 18-lead, 5 x 5 array,  $(2.554 \pm 0.54)$ mm x  $(2.554 \pm 0.54)$ mm wafer chip-scale package (WCSP), and a 20-pin, 4 x 4 QFN package. Both packages are characterized for the  $-40^{\circ}$ C to  $+85^{\circ}$ C industrial temperature range.



 $\triangle$ 

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

I2C is a trademark of NXP Semiconductors.

All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION(1)

PRODUCT	TYPICAL INTEGRAL LINEARITY (LSB)	TYPICAL GAIN ERROR (LSB)	NO MISSING CODES RESOLUTION (BITS)	PACKAGE TYPE	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
			+0.1 11	20-Pin, 0.8 x 4 x 4 Thin QFN	RTJ	-40°C to +85°C	TSC2004I	TSC2004IRTJT	Small Tape and Reel, 250
		.4 +0.1						TSC2004IRTJR	Tape and Reel, 3000
TSC2004	-0.8 to +1.4			18-Pin, 5 x 5 Matrix,	- ,	-40°C to +85°C TSC2004		TSC2004IYZKT	Small Ta\pe and Reel, 250
				DSBGA			TSC2004I	TSC2004IYZKR	Tape and Reel, 3000

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet, or see the TI website at www.ti.com.

#### ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range (unless otherwise noted).

			TSC2004	UNIT
	Analog input X+, Y+	, AUX to SNSGND	-0.4 to SNSVDD + 0.1	V
	Analog input X-, Y-	to SNSGND	-0.4 to SNSVDD + 0.1	V
V-li	SNSVDD to SNSGN	ID	-0.3 to 5	V
Voltage range	SNSVDD to AGND		-0.3 to 5	V
	I/OVDD to DGND		-0.3 to 5	V
	SNSVDD to I/OVDD	)	-2.40 to +0.3	V
Digital input voltage to DGND		-0.3 to I/OVDD + 0.3	V	
Digital output voltage to DGND			-0.3 to I/OVDD + 0.3	V
Power dissipation			(T <sub>J</sub> Max - T <sub>A</sub> )/θ <sub>JA</sub>	
	WCCD made as	Low-K	113	°C/W
Thermal impedance, $\theta_{JA}$	WCSP package	High-K	62	°C/W
	QFN package		39.97	°C/W
Operating free-air temperature range	, T <sub>A</sub>		-40 to +85	°C
Storage temperature range, T <sub>STG</sub>			-65 to +150	°C
Junction temperature, T <sub>J</sub> Max			+150	°C
	Vapor phase (60 se	c)	+215	°C
Lead temperature	Infrared (15 sec)		+220	°C
EC contact discharge <sup>(2)</sup>	X+, X-, Y+, Y-	X+, X-, Y+, Y-		kV
IEC air discharge <sup>(2)</sup>	X+, X-, Y+, Y-		±25	kV

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.

(2) Test method based on IEC standard 61000-4-2. Contact Texas Instruments for test details.

Submit Documentation Feedback

Copyright © 2007–2008, Texas Instruments Incorporated



#### **ELECTRICAL CHARACTERISTICS**

At  $T_A = -40$ °C to +85°C, SNSVDD =  $V_{REF} = +1.2$ V to +3.6V, I/OVDD<sup>(1)</sup> = +1.2V to +3.6V, unless otherwise noted.

					TSC2004		
PARAMETER		TEST C	CONDITIONS	MIN	TYP	MAX	UNIT
AUXILIARY A	NALOG INP	UT		<u> </u>			
Input voltage ra	ange			0		VREF	V
Input capacitar	nce				12		pF
Input leakage	current			-1		+1	μΑ
A/D CONVER	ΓER			<u> </u>			
Resolution		Programmable: 10 or 12 bits				12	Bits
No missing cod	des	12-bit resolution		11			Bits
Integral linearit	У			-3	-0.8 to +1.4	+3	LSB <sup>(2)</sup>
Differential line	arity			-2	-0.6 to +0.7	+4	LSB
04		SNSVDD = 1.6V, V <sub>REF</sub> = 1.6V,	TSC2004IRTJ	-5	2.2	5	LSB
Offset error		High-Speed mode, filter off	TSC2004IYZK		2.2		LSB
Gain error		SNSVDD = 1.6V, V <sub>REF</sub> = 1.6V,	TSC2004IRTJ	-3	0.1	+3	100
		High-Speed mode, filter off	TSC2004IYZK		0.1		LSB
REFERENCE	INPUT						
V <sub>REF</sub> range						SNSVDD	V
VREF input current drain			Non-continuous AUX mode, SNSVDD = $V_{REF}$ = 1.6V, $T_A$ = +25°C, $f_{ADC}$ = 2MHz, High-Speed mode				μΑ
Input impedance	ce	A/D converter not converting			1		GΩ
TOUCH SENS	ORS			1			
PENIRQ 50kΩ resistor, R <sub>IRQ</sub>	pull-up	T <sub>A</sub> = +25°C, SNSVDD = V <sub>REF</sub> = 1	.6V		47		kΩ
Switch	Y+, X+	$T_A = +25^{\circ}C$ , SNSVDD = $V_{REF} = 1$		6		Ω	
on-resistance	Y-, X-	$T_A = +25^{\circ}C$ , SNSVDD = $V_{REF} = 1$		5		Ω	
Switch drivers current (3)	drive	100ms duration				50	mA
INTERNAL TE	MPERATUR	RE SENSOR					
Temperature ra	ange			-40		+85	°C
		Diff	SNSVDD = 1.6V		0.3		°C/LSE
Danaluttan		Differential method <sup>(4)</sup>	SNSVDD = 3V		1.6		°C/LSE
Resolution		TEMP4 (5)	SNSVDD = 1.6V		0.3		°C/LSE
		TEMP1 (5)	SNSVDD = 3V		1.6		°C/LSE
		Diff	SNSVDD = 1.6V		±3		°C/LSE
		Differential method <sup>(4)</sup>	SNSVDD = 3V		±2		°C/LSE
Accuracy		TELES (5)	SNSVDD = 1.6V		±3		°C/LSE
		TEMP1 (5)	SNSVDD = 3V		±2		°C/LSE
INTERNAL OS	CILLATOR	•	•	1			
		SNSVDD = 1.2V, T <sub>A</sub> = +25°C			3.2		MHz
Clock frequence	cy, f <sub>osc</sub>	SNSVDD = 1.6V		3.3	3.7	4.3	MHz
		SNSVDD = 3.0V, T <sub>A</sub> = +25°C			4.1		MHz
		SNSVDD = 1.2V			0.118		%/°C
Frequency drift	t	SNSVDD = 1.6V			-0.018		%/°C
		SNSVDD = 3.0V			-0.032		%/°C

- (1) I/OVDD must be ≤ SNSVDD.
- LSB means Least Significant Bit. With  $V_{REF}$  = +2.5V, one LSB is 610 $\mu$ V. Assured by design, but not tested. Exceeding 50mA source current may result in device degradation.
- (4) Difference between TEMP1 and
   (5) Temperature drift is -2.1mV/°C. Difference between TEMP1 and TEMP2 measurement; no calibration necessary.



## **ELECTRICAL CHARACTERISTICS (continued)**

At  $T_A = -40$ °C to +85°C, SNSVDD =  $V_{REF} = +1.2$ V to +3.6V, I/OVDD = +1.2V to +3.6V, unless otherwise noted.

				TSC2004			
PARAMETER		TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL INP	JT/OUTPUT			1			
Logic family					CMOS		
		1.2V ≤ I/OVDD < 1.6V		0.7 × I/OVDD		I/OVDD + 0.3	V
	V <sub>IH</sub>	1.6V ≤ I/OVDD ≤ 3.6V		0.7 × I/OVDD		I/OVDD + 0.3	V
	.,	1.2V ≤ I/OVDD < 1.6V		-0.3		0.2 × I/OVDD	V
	V <sub>IL</sub>	1.6V ≤ I/OVDD ≤ 3.6V		-0.3		$0.3 \times I/OVDD$	V
Lasta laval	I <sub>IL</sub>	SCL and SDA pins		-1		1	μΑ
Logic level	C <sub>IN</sub>	SCL and SDA pins				10	pF
	V <sub>OH</sub>	I <sub>OH</sub> = 2 TTL loads		I/OVDD - 0.2		I/OVDD	V
	V <sub>OL</sub>	I <sub>OL</sub> = 2 TTL loads		0		0.2	V
	I <sub>LEAK</sub>	Floating output		-1		1	μΑ
	C <sub>OUT</sub>	Floating output				10	pF
Data format			Stra	aight Binary			
POWER-SUP	PLY REQUIR	EMENTS		1		1	
Power-supply	voltage						
SNSVDD		Specified performance		1.2		3.6	٧
I/OVDD <sup>(6)</sup>				1.2		SNSVDD	٧
		Filter off, M = W = 1, C[3:0] = (1,0,0,0), RM = 1, CL[1:0] = (0,1), cont AUX mode, f <sub>ADC</sub> = 2MHz, High-Speed mode, without reading data register	SNSVDD = I/OVDD = V <sub>REF</sub> = 1.6V		506	625	μΑ
		T <sub>A</sub> = +25°C, filter on, M = 15, W = 7, PSM = 1, C[3:0] = (0,0,0,0),	SNSVDD = I/OVDD = V <sub>REF</sub> = 1.2V		237		μΑ
		RM = 1, CL[1:0] = (0,1), BTD[2:0] = (1,0,1), 50SSPS, MAVEX = MAVEY = MAVEZ = 1, f <sub>ADC</sub> =	SNSVDD = I/OVDD = V <sub>REF</sub> = 1.6V		364		μΑ
		2MHz, High-Speed mode, sensor drivers supply included	SNSVDD = I/OVDD = V <sub>REF</sub> = 3.0V		797		μΑ
		T <sub>A</sub> = +25°C, filter off, M = W = 1, PSM = 1, C[3:0] = (0,0,0,0), RM = 1, CL[1:0] = (0,1), BTD[2:0] =	SNSVDD = I/OVDD = V <sub>REF</sub> = 1.2V		237		μΑ
		(1,0,1), 50SSPS, MAVEX = MAVEY = MAVEZ = 1, f <sub>ADC</sub> =	SNSVDD = I/OVDD = V <sub>REF</sub> = 1.6V		342		μΑ
Quiescent sur	pply	2MHz, High-Speed mode, sensor drivers supply included	SNSVDD = I/OVDD = V <sub>REF</sub> = 3.0V		757		μΑ
		$T_A = +25^{\circ}C$ , filter off, $M = W = 1$ , $C[3:0] = (0,1,0,1)$ , $RM = 1$ , $CL[1:0]$	SNSVDD = I/OVDD = V <sub>REF</sub> = 1.2V		176		μΑ
		= (0,1), non-cont AUX mode, f <sub>ADC</sub>	SNSVDD = I/OVDD = V <sub>REF</sub> = 1.6V		268		μΑ
		= 2MHz, High-Speed mode	$SNSVDD = I/OVDD = V_{REF} = 3.0V$		526		μΑ
		$T_A = +25^{\circ}C$ , filter on, M = 7, W = 3, C[3:0] = (0,1,0,1), RM = 1,	SNSVDD = I/OVDD = $V_{REF}$ = 1.2V, ~10.3kSPS effective rate		347		μΑ
		CL[1:0] = (0,1), MAVEAUX = 1, non-cont AUX mode, f <sub>ADC</sub> =	SNSVDD = I/OVDD = V <sub>REF</sub> = 1.6V, ~11.8kSPS effective rate		468		μΑ
		2MHz, High-Speed mode, full speed	SNSVDD = I/OVDD = $V_{REF}$ = 3.0V, ~12.3kSPS effective rate	897			μΑ
		$T_A = +25^{\circ}C$ , filter on, M = 7, W = 3, C[3:0] = (0,1,0,1), RM = 1,	SNSVDD = I/OVDD = V <sub>REF</sub> = 1.2V, ~1.17kSPS effective rate	39			μΑ
		CL[1:0] = (0,1), MAVEAUX = 1, non-cont AUX mode, f <sub>ADC</sub> = 2MHz, High-Speed mode,	SNSVDD = I/OVDD = V <sub>REF</sub> = 1.6V, ~1.17kSPS effective rate	46.4			μΑ
		reduced speed (8.2kSPS equivalent rate)	SNSVDD = I/OVDD = V <sub>REF</sub> = 3.0V, ~1.17kSPS effective rate		85.3		μΑ
Power-down s	supply current	$T_A = +25$ °C, Not addressed, SCL = SNSVDD = I/OVDD = $V_{REF} = 1.6$ V	SDA = 1,		0.023	0.8	μΑ


<sup>(6)</sup> I/OVDD must be ≤ SNSVDD.

Supply current from SNSVDD.


<sup>(8)</sup> For detailed information on test condition parameter and bit settings, see the Digital Interface section.



#### **PIN CONFIGURATIONS**



(1) The thermal pad is internally connected to SUBGND. The thermal pad can be connected to the analog ground or left floating. Keep the thermal pad separate from the digital ground, if possible.



YZK PACKAGE

#### **PIN ASSIGNMENTS**

PIN	NO.	PIN			
QFN	WCSP	NAME	I/O	A/D	DESCRIPTION
1	D1	SDA	I/O	D	Serial data I/O
2	C1	SCL	1	D	Serial clock.
3	B2	AD1	I	D	Address input bit 1
4	A1	PINTDAV	0	D	Interrupt output. Data available or PENIRQ, depending on setting. Pin polarity with active low.
5	B1	RESET	1	D	System reset. All register values reset to default values.
6	A2	DGND			Digital ground
7	A3	I/OVDD			Digital I/O interface voltage
8, 19	B3, B4, C2, C3, D2, D3	NC			No internal connection, but solder bumps are populated. These pins may be connected to analog ground for mechanical stability.
9	A4	AUX	_	Α	Auxiliary channel input
10	A5	AGND			Analog ground
11	B5	VREF	_	Α	External reference input
12	C5	SNSVDD			Power supply for sensor drivers and other analog blocks.
13	D5	X+	1	Α	X+ channel input
14	E5	Y+	I	Α	Y+ channel input
15	D4	SUBGND			Substrate ground (for ESD current). Connection to AGND (on the PCB) is recommended.
16	E4	X-	1	Α	X- channel input
17	E3	Y-	1	Α	Y- channel input
18	E2	SNSGND			Sensor driver return
20	E1	AD0	- 1	D	Address input bit 0
_	C4	NC			No solder bump for this location.

Copyright © 2007–2008, Texas Instruments Incorporated



#### **TIMING INFORMATION**





Figure 1. Detailed I/O Timing for Standard and Fast Modes



NOTE: (1) First rising edge of the SCL signal after Sr and after each acknowledge bit.

Figure 2. Detailed I/O Timing for High-Speed Mode



## TIMING REQUIREMENTS for Figure 1: $I^2C$ Standard Mode $(f_{SCL} = 100kHz)^{(1)}$

All specifications typical at  $-40^{\circ}$ C to  $+85^{\circ}$ C, SNSVDD = I/OVDD = +1.2V to +3.6V, unless otherwise noted.

2-WIRE STANDARD MODE PARAME	TERS	TEST CONDITIONS	MIN	MAX	UNIT	
Reset low time (2)		SNSVDD ≥ 1.6V	10		μs	
Reset low time -/	t <sub>WL(RESET)</sub>	1.2V ≤ SNSVDD < 1.6V	13		μs	
SCL clock frequency	f <sub>SCL</sub>			100	kHz	
Bus free time between a STOP and START condition	t <sub>BUF</sub>		4.7		μs	
Hold time (repeated) START condition	t <sub>HD, STA</sub>		4.0		μs	
Low period of SCL clock	t <sub>LOW</sub>		4.7		μs	
High period of the SCL clock	t <sub>HIGH</sub>		4.0		μs	
Setup time for a repeated START condition	t <sub>SU, STA</sub>		4.7		μs	
Data hold time	t <sub>HD, DAT</sub>		0	3.45	μs	
Data setup time	t <sub>SU, DAT</sub>		250		ns	
Rise time of both SDA and SCL signals	t <sub>R</sub>	C <sub>b</sub> = total bus capacitance		1000	ns	
Fall time of both SDA and SCL signals	t <sub>F</sub>	C <sub>b</sub> = total bus capacitance		300	ns	
Setup time for STOP condition	t <sub>SU, STO</sub>		4.0		μs	
Capacitive load for each bus line	C <sub>b</sub>	C <sub>b</sub> = total capacitance of one bus line in pF		400	pF	
Pulse width of spike suppressed	t <sub>SP</sub>		N/A	N/A	ns	

<sup>(1)</sup> All input signals are specified with  $t_R = t_F = 5$ ns (30% to 70% of I/OVDD) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ .

## TIMING REQUIREMENTS for Figure 1: I<sup>2</sup>C Fast Mode (f<sub>SCL</sub> = 400kHz)<sup>(1)</sup>

All specifications typical at  $-40^{\circ}$ C to  $+85^{\circ}$ C, SNSVDD = I/OVDD = +1.2V to +3.6V, unless otherwise noted.

2-WIRE FAST MODE PARAMETE	RS	TEST CONDITIONS	MIN	MAX	UNIT	
Reset low time (2)		SNSVDD ≥ 1.6V	10		μs	
Reset low time 17	t <sub>WL(RESET)</sub>	1.2V ≤ SNSVDD < 1.6V	13		μs	
SCL clock frequency	f <sub>SCL</sub>			400	kHz	
Bus free time between a STOP and START condition	t <sub>BUF</sub>		1.3		μs	
Hold time (repeated) START condition	t <sub>HD, STA</sub>		0.6		μs	
Low period of SCL clock	t <sub>LOW</sub>		1.3		μs	
High period of the SCL clock	t <sub>HIGH</sub>		0.6		μs	
Setup time for a repeated START condition	t <sub>SU, STA</sub>		0.6		μs	
Data hold time	t <sub>HD, DAT</sub>		0	0.9	μs	
Data setup time	t <sub>SU, DAT</sub>		100		ns	
Rise time of both SDA and SCL signals	t <sub>R</sub>	C <sub>b</sub> = total bus capacitance	20 + 0.1 × C <sub>b</sub>	300	ns	
Fall time of both SDA and SCL signals	t <sub>F</sub>	C <sub>b</sub> = total bus capacitance	20 + 0.1 × C <sub>b</sub>	300	ns	
Setup time for STOP condition	t <sub>SU, STO</sub>		0.6		μs	
Capacitive load for each bus line	C <sub>b</sub>	C <sub>b</sub> = total capacitance of one bus line in pF		400	pF	
Pulse width of spike suppressed	t <sub>SP</sub>		0	50	ns	

<sup>(1)</sup> All input signals are specified with  $t_R = t_F = 5$ ns (30% to 70% of I/OVDD) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ .

<sup>(2)</sup> Refer to Figure 38.

<sup>(2)</sup> Refer to Figure 38.



## TIMING REQUIREMENTS for Figure 2: I<sup>2</sup>C High-Speed Mode (f<sub>SCL</sub> = 1.7MHz)<sup>(1)</sup>

All specifications typical at -40°C to +85°C, SNSVDD = I/OVDD = +1.2V to +3.6V, unless otherwise noted.

2-WIRE HIGH-SPEED MODE PARAMET	ERS	TEST CONDITIONS	MIN	MAX	UNIT	
Reset low time (2)		SNSVDD ≥ 1.6V	10		μs	
Reset low time (=)	t <sub>WL(RESET)</sub>	1.2V ≤ SNSVDD < 1.6V	13		μs	
SCL clock frequency	f <sub>SCL</sub>			1.7	MHz	
Hold time (repeated) START condition	t <sub>HD, STA</sub>		160		ns	
Low period of SCL clock	t <sub>LOW</sub>		320		ns	
High period of the SCL clock	t <sub>HIGH</sub>		120		ns	
Setup time for a repeated START condition	t <sub>SU, STA</sub>		160		ns	
Data hold time	t <sub>HD, DAT</sub>		0	150	ns	
Data setup time	t <sub>SU, DAT</sub>		10		ns	
Rise time of SCL signal	t <sub>RCL</sub>	C <sub>b</sub> = total bus capacitance	20	80	ns	
Rise time of SDA signal	t <sub>RDA</sub>	C <sub>b</sub> = total bus capacitance	20	160	ns	
Fall time of SCL signal	t <sub>FCL</sub>	C <sub>b</sub> = total bus capacitance	20	80	ns	
Fall time of SDA signal	t <sub>FDA</sub>	C <sub>b</sub> = total bus capacitance	20	160	ns	
Rise time of SCL signal after a repeated START condition and after an acknowledge bit	t <sub>RCL1</sub>	C <sub>b</sub> = total bus capacitance	20	160	ns	
Setup time for STOP condition	t <sub>SU, STO</sub>		160		ns	
Capacitive load for each bus line	C <sub>b</sub>	C <sub>b</sub> = total capacitance of one bus line in pF		400	pF	
Pulse width of spike suppressed	t <sub>SP</sub>		0	10	ns	

All input signals are specified with  $t_R = t_F = 5$ ns (30% to 70% of  $V_{DD}$ ) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ .

## TIMING REQUIREMENTS for Figure 2: I<sup>2</sup>C High-Speed Mode (f<sub>SCL</sub> = 3.4MHz)<sup>(1)</sup>

All specifications typical at  $-40^{\circ}$ C to  $+85^{\circ}$ C, SNSVDD = I/OVDD =  $+1.2V^{(2)}$  to +3.6V, unless otherwise noted.

2-WIRE HIGH-SPEED MODE PARAMET	ERS	TEST CONDITIONS	MIN	MAX	UNIT	
Reset low time (3)		SNSVDD ≥ 1.6V	10		μs	
Reset low time (**)	t <sub>WL(RESET)</sub>	1.2V ≤ SNSVDD < 1.6V	13		μs	
SCL clock frequency	f <sub>SCL</sub>			3.4	MHz	
Hold time (repeated) START condition	t <sub>HD, STA</sub>		160		ns	
Low period of SCL clock	t <sub>LOW</sub>		160		ns	
High period of the SCL clock	t <sub>HIGH</sub>		60		ns	
Setup time for a repeated START condition	t <sub>SU, STA</sub>		160		ns	
Data hold time	t <sub>HD, DAT</sub>		0	70	ns	
Data setup time	t <sub>SU, DAT</sub>		10		ns	
Rise time of SCL signal	t <sub>RCL</sub>	C <sub>b</sub> = total bus capacitance	10	40	ns	
Rise time of SDA signal	t <sub>RDA</sub>	C <sub>b</sub> = total bus capacitance	10	80	ns	
Fall time of SCL signal	t <sub>FCL</sub>	C <sub>b</sub> = total bus capacitance	10	40	ns	
Fall time of SDA signal	t <sub>FDA</sub>	C <sub>b</sub> = total bus capacitance	10	80	ns	
Rise time of SCL signal after a repeated START condition and after an acknowledge bit	t <sub>RCL1</sub>	C <sub>b</sub> = total bus capacitance	10	80	ns	
Setup time for STOP condition	t <sub>SU, STO</sub>		160		ns	
Capacitive load for each bus line	C <sub>b</sub>	C <sub>b</sub> = total capacitance of one bus line in pF		100	pF	
Pulse width of spike suppressed	t <sub>SP</sub>		0	10	ns	

Refer to Figure 38.


All input signals are specified with  $t_R = t_F = 5$ ns (30% to 70% of I/OVDD) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ . Because of the low supply voltage of 1.2V and the wide temperature range of -40°C to +85°C, the I<sup>2</sup>C system devices may not reach the maximum specification of I<sup>2</sup>C High-Speed mode, and f<sub>SCL</sub> may not reach 3.4Mhz.

Refer to Figure 38.



#### TYPICAL CHARACTERISTICS

At  $T_A = -40^{\circ}\text{C}$  to +85°C, SNSVDD =  $V_{REF} = +1.2\text{V}$  to +3.6V, I/OVDD = +1.2V to +3.6V,  $f_{ADC} = f_{OSC}/2$ , High-Speed mode ( $f_{SCL} = 3.4\text{MHz}$ ), 12-bit mode, and non-continuous AUX measurement, unless otherwise noted.



**CHANGE IN GAIN** vs TEMPERATURE 1.5 SNSVDD = I/OVDD = V<sub>REF</sub> 1.0 Delta from +25°C (LSB) SNSVDD = 3.0V0.5 SNSVDD = 1.2V 0 -0.5 SNSVDD = 1.6V -1.0 -1.5 -40 -20 0 20 40 60 80 100 Temperature (°C)


SNSVDD SUPPLY CURRENT

vs TEMPERATURE 650 I/OVDD = SNSVDD = V<sub>REE</sub> SNSVDD = 3.0V 550 SNSVDD Supply Current (μA) 450 350 SNSVDD = 1.6V 250 150 SNSVDD = 1.2V 50 40 -40 -20 60 80 100 Temperature (°C)


Figure 5.

SNSVDD SUPPLY CURRENT VS SNSVDD SUPPLY VOLTAGE

Figure 4.



## SNSVDD SUPPLY CURRENT VS SNSVDD SUPPLY VOLTAGE




- (1) See Table 1
- (2) See Figure 26

Figure 7.



## **TYPICAL CHARACTERISTICS (continued)**

At  $T_A = -40^{\circ}\text{C}$  to +85°C, SNSVDD =  $V_{REF} = +1.2\text{V}$  to +3.6V, I/OVDD = +1.2V to +3.6V,  $f_{ADC} = f_{OSC}/2$ , High-Speed mode ( $f_{SCL} = 3.4\text{MHz}$ ), 12-bit mode, and non-continuous AUX measurement, unless otherwise noted.



I/OVDD SUPPLY CURRENT vs TEMPERATURE






Figure 10.


REFERENCE INPUT CURRENT vs TEMPERATURE




**POWER-DOWN SUPPLY CURRENT VS SNSVDD SUPPLY VOLTAGE** 



I/OVDD SUPPLY CURRENT vs I/OVDD SUPPLY VOLTAGE







#### TYPICAL CHARACTERISTICS (continued)

At  $T_A = -40^{\circ}\text{C}$  to +85°C, SNSVDD =  $V_{REF} = +1.2\text{V}$  to +3.6V, I/OVDD = +1.2V to +3.6V,  $f_{ADC} = f_{OSC}/2$ , High-Speed mode ( $f_{SCL} = 3.4\text{MHz}$ ), 12-bit mode, and non-continuous AUX measurement, unless otherwise noted.




Figure 14.








Figure 15.





TEMP2 DIODE VOLTAGE vs SNSVDD SUPPLY VOLTAGE






Copyright © 2007–2008, Texas Instruments Incorporated




### **TYPICAL CHARACTERISTICS (continued)**


At  $T_A = -40^{\circ}\text{C}$  to +85°C, SNSVDD =  $V_{REF} = +1.2\text{V}$  to +3.6V, I/OVDD = +1.2V to +3.6V,  $f_{ADC} = f_{OSC}/2$ , High-Speed mode ( $f_{SCL} = 3.4\text{MHz}$ ), 12-bit mode, and non-continuous AUX measurement, unless otherwise noted.




## INTERNAL OSCILLATOR CLOCK FREQUENCY vs TEMPERATURE



## INTERNAL OSCILLATOR CLOCK FREQUENCY VS TEMPERATURE



## INTERNAL OSCILLATOR CLOCK FREQUENCY vs SNSVDD SUPPLY VOLTAGE





#### **OVERVIEW**

The TSC2004 is an analog interface circuit for a human interface touch screen device. A register-based architecture eases integration with microprocessor-based systems through a standard I<sup>2</sup>C bus. All peripheral functions are controlled through the registers and onboard state machines. The TSC2004 features include:

- Very low-power touch screen controller
- Very small onboard footprint
- · Relieves host from tedious routine tasks by flexible preprocessing, saving resources for more critical tasks
- Ability to work on very low supply voltage
- Minimal connection interface allows easiest isolation and reduces the number of dedicated I/O pins required
- Miniature, yet complete; requires no external supporting component. (NOTE: Although the TSC2004 can use an external reference, it is also possible to use SNSVDD as the reference.)
- Enhanced ESD protection

The TSC2004 consists of the following blocks (refer to the block diagram on the front page):

- Touch Screen Interface
- Auxiliary Input (AUX)
- Temperature Sensor
- Acquisition Activity Preprocessing
- Internal Conversion Clock
- I<sup>2</sup>C Interface

Communication with the TSC2004 is done via an I<sup>2</sup>C serial interface. The TSC2004 is an I<sup>2</sup>C slave device; therefore, data are shifted into or out of the TSC2004 under the control of the host microprocessor, which also provides the serial data clock.

Control of the TSC2004 and its functions is accomplished by writing to different registers in the TSC2004. A simple command protocol (compatible with I<sup>2</sup>C) is used to address these registers. This protocol can be an I<sup>2</sup>C write-addressing followed by multiple control bytes, or multiple combinations of control/data bytes to be written into different registers (two bytes each). Reading from registers is performed by writing an I<sup>2</sup>C read-addressing to the TSC, followed by one or multiple sequential reads from the registers.

The address of the register to be read can be written in TSC Control Byte 0 with the register address and read-bit (as described in the previous paragraph), and serves as a pointer to the register map where the first read starts. This designated register address is static; there is no need to write a register address again unless it is overwritten by a new register address, or if the TSC is reset (by a software reset or by the RESET pin).

The measurement result is placed in the TSC2004 registers and may be read by the host at any time. This preprocessing frees up the host so that resources can be redirected for more critical tasks. Two optional signals are also available from the TSC2004 to indicate that data are available for the host to read. PINTDAV is a programmable interrupt/status output pin. When PINTDAV is programmed as a DAV output, it indicates that an A/D conversion has completed and that data are available. When this pin is programmed as a PENIRQ output, it indicates that a touch has been detected on the touch screen. The status register of the TSC2004 provides an extended status reading including the state of DAV and PENIRQ without the cost of any dedicated pin. Figure 24 shows a typical application of the TSC2004.






Figure 24. Typical Circuit Configuration

#### **TOUCH SCREEN OPERATION**

A resistive touch screen operates by applying a voltage across a resistor network and measuring the change in resistance at a given point on the matrix where the screen is touched by an input (stylus, pen, or finger). The change in the resistance ratio marks the location on the touch screen.

The TSC2004 supports the resistive 4-wire configurations, as shown in Figure 25. The circuit determines location in two coordinate pair dimensions, although a third dimension can be added for measuring pressure.

#### 4-WIRE TOUCH SCREEN COORDINATE PAIR MEASUREMENT

A 4-wire touch screen is typically constructed as shown in Figure 25. It consists of two transparent resistive layers separated by insulating spacers.




Figure 25. 4-Wire Touch Screen Construction

The 4-wire touch screen panel works by applying a voltage across the vertical or horizontal resistive network.




The A/D converter converts the voltage measured at the point where the panel is touched. A measurement of the Y position of the pointing device is made by connecting the X+ input to a data converter chip, turning on the Y+ and Y- drivers, and digitizing the voltage seen at the X+ input. The voltage measured is determined by the voltage divider developed at the point of touch. For this measurement, the horizontal panel resistance in the X+ lead does not affect the conversion because of the high input impedance of the A/D converter.


Voltage is then applied to the other axis, and the A/D converter converts the voltage representing the X position on the screen. This process provides the X and Y coordinates to the associated processor.

Measuring touch pressure (Z) can also be done with the TSC2004. To determine pen or finger touch, the pressure of the *touch* must be determined. Generally, it is not necessary to have very high performance for this test; therefore, 10-bit resolution mode is recommended (however, data sheet calculations are shown using the 12-bit resolution mode). There are several different ways of performing this measurement. The TSC2004 supports two methods. The first method requires knowing the X-plate resistance, the measurement of the X-Position, and two additional cross panel measurements ( $Z_2$  and  $Z_1$ ) of the touch screen (see Figure 26). Equation 1 calculates the touch resistance:

$$R_{\text{TOUCH}} = R_{\text{X-plate}} \cdot \frac{X_{\text{Postition}}}{4096} \left( \frac{Z_2}{Z_1} - 1 \right) \tag{1}$$

The second method requires knowing both the X-plate and Y-plate resistance, measurement of X-Position and Y-Position, and  $Z_1$ . Equation 2 also calculates the touch resistance:








Figure 26. Pressure Measurement



When the touch panel is pressed or touched and the drivers to the panel are turned on, the voltage across the touch panel often overshoots and then slowly settles down (decays) to a stable dc value. This effect is a result of mechanical bouncing caused by vibration of the top layer sheet of the touch panel when the panel is pressed. This settling time must be accounted for, or else the converted value will be in error. Therefore, a delay must be introduced between the time the driver for a particular measurement is turned on, and the time a measurement is made.

In some applications, external capacitors may be required across the touch screen for filtering noise picked up by the touch screen (for example, noise generated by the LCD panel or back-light circuitry). The value of these capacitors provides a low-pass filter to reduce the noise, but will cause an additional settling time requirement when the panel is touched.

The TSC2004 offers several solutions to this problem. A programmable delay time is available that sets the delay between turning the drivers on and making a conversion. This delay is referred to as the *panel voltage stabilization time*, and is used in some of the TSC2004 modes. In other modes, the TSC2004 can be commanded to turn on the drivers only without performing a conversion. Time can then be allowed before the command is issued to perform a conversion.

The TSC2004 touch screen interface can measure position (X,Y) and pressure (Z). Determination of these coordinates is possible under three different modes of the A/D converter:

- TSMode1 conversion controlled by the TSC2004 initiated by the TSC;
- TSMode2 conversion controlled by the TSC2004 initiated by the host responding to the PENIRQ signal; or
- TSMode3 conversion completely controlled by the host processor.

Submit Documentation Feedback

Copyright © 2007-2008, Texas Instruments Incorporated



#### INTERNAL TEMPERATURE SENSOR

In some applications, such as battery recharging, an ambient temperature measurement is required. The temperature measurement technique used in the TSC2004 relies on the characteristics of a semiconductor junction operating at a fixed current level. The forward diode voltage ( $V_{BE}$ ) has a well-defined characteristic versus temperature. The ambient temperature can be predicted in applications by knowing the +25°C value of the  $V_{BE}$  voltage and then monitoring the delta of that voltage as the temperature changes.

The TSC2004 offers two modes of temperature measurement. The first mode requires calibration at a known temperature, but only requires a single reading to predict the ambient temperature. The TEMP1 diode, shown in Figure 27, is used during this measurement cycle. This voltage is typically 580mV at  $+25^{\circ}\text{C}$  with a  $10\mu\text{A}$  current. The absolute value of this diode voltage can vary by a few millivolts; the temperature coefficient ( $T_{\text{C}}$ ) of this voltage is very consistent at  $-2.1\text{mV}/^{\circ}\text{C}$ . During the final test of the end product, the diode voltage is stored at a known room temperature, in system memory, for calibration purposes by the user. The result is an equivalent temperature measurement resolution of  $0.3^{\circ}\text{C/LSB}$  ( $1LSB = 610\mu\text{V}$  with  $V_{REF} = 2.5\text{V}$ ).




Figure 27. Functional Block Diagram of Temperature Measurement Mode

The second mode does not require a test temperature calibration, but uses a two-measurement (differential) method to eliminate the need for absolute temperature calibration and for achieving 2°C/LSB accuracy. This mode requires a second conversion of the voltage across the TEMP2 diode with a resistance 91 times larger than the TEMP1 diode. The voltage difference between the first (TEMP1) and second (TEMP2) conversion is represented by:

$$\Delta V = \frac{kT}{q} \cdot \ln(N) \tag{3}$$

Where:

N =the resistance ratio = 91.

k = Boltzmann's constant =  $1.3807 \times 10^{-23}$  J/K (joules/kelvins).

 $q = the electron charge = 1.6022 \times 10^{-19} C (coulombs).$ 

T = the temperature in kelvins (K).

This method can provide much improved absolute temperature measurement, but a lower resolution of 1.6°C/LSB. The resulting equation to solve for T is:

$$T = \frac{q \cdot \Delta V}{k \cdot \ln(N)} \tag{4}$$

Where:

 $\Delta V = V_{BE} (TEMP2) - V_{BE} (TEMP1)$  (in mV).

 $\therefore$  T = 2.573 ·  $\Delta$ V (in K),


or T =  $2.573 \cdot \Delta V - 273$  (in °C).

Temperature 1 and/or temperature 2 measurements have the same timing as Figure 46.



#### **ANALOG-TO-DIGITAL CONVERTER**

Figure 28 shows the analog inputs of the TSC2004. The analog inputs (X, Y, and Z touch panel coordinates, chip temperature and auxiliary inputs) are provided via a multiplexer to the Successive Approximation Register (SAR) Analog-to-Digital (A/D) converter. The A/D architecture is based on capacitive redistribution architecture, which inherently includes a sample-and-hold function.



(1) Untrimmed resistor; see the typical value in the *Electrical Characteristics* 

Figure 28. Simplified Diagram of the Analog Input Section


A unique configuration of low on-resistance switches allows an unselected A/D converter input channel to provide power and an accompanying pin to provide ground for driving the touch panel. By maintaining a differential input to the converter and a differential reference input architecture, it is possible to negate errors caused by the driver switch on-resistances.

The A/D converter is controlled by two A/D Converter Control registers. Several modes of operation are possible, depending on the bits set in the control registers. Channel selection, scan operation, preprocessing, resolution, and conversion rate may all be programmed through these registers. These modes are outlined in the sections that follow for each type of analog input. The conversion results are stored in the appropriate result register.



#### **Data Format**

The TSC2004 output data are in Straight Binary format as shown in Figure 29. This figure shows the ideal output code for the given input voltage and does not include the effects of offset, gain, or noise.



- (1) Reference voltage at converter: +REF (-REF). See Figure 28.
- (2) Input voltage at converter, after multiplexer: +IN (-IN). See Figure 28.

Figure 29. Ideal Input Voltages and Output Codes

#### Reference

The TSC2004 uses an external voltage reference that applied to the VREF pin. It is possible to use VDD as the reference voltage because the upper reference voltage range is the same as the supply voltage range.

#### Variable Resolution

The TSC2004 provides either 10-bit or 12-bit resolution for the A/D converter. Lower resolution is often practical for measuring slow changing signals such as touch pressure. Performing the conversions at lower resolution reduces the amount of time it takes for the A/D converter to complete its conversion process, which also lowers power consumption.

#### **Conversion Clock and Conversion Time**


The TSC2004 contains an internal clock (oscillator) that drives the internal state machines that perform the many functions of the part. This clock is divided down to provide a conversion clock for the A/D converter. The division ratio for this clock is set in the A/D Converter Control register (see Table 15). The ability to change the conversion clock rate allows the user to choose the optimal values for resolution, speed, and power dissipation. If the 4MHz (oscillator) clock is used directly as the A/D converter clock (when CL[1:0] = (0,0)), the A/D converter resolution is limited to 10 bits. Using higher resolutions at this speed does not result in more accurate conversions. 12-bit resolution requires that CL[1:0] is set to (0,1) or (1,0).

Regardless of the conversion clock speed, the internal clock runs nominally at 3.8MHz at a 3V supply (SNSVDD) and slows down to 3.6MHz at a 1.6V supply. The conversion time of the TSC2004 depends on several functions. While the conversion clock speed plays an important role in the time it takes for a conversion to complete, a certain number of internal clock cycles are needed for proper sampling of the signal. Moreover, additional times (such as the panel voltage stabilization time), can add significantly to the time it takes to perform a conversion. Conversion time can vary depending on the mode in which the TSC2004 is used. Throughout this data sheet, internal and conversion clock cycles are used to describe the amount of time that many functions take. These times must be taken into account when considering the total system design.



#### **Touch Detect**

PINTDAV can be programmed to generate an interrupt to the host. Figure 30 details an example for the Y-position measurement. While in the power-down mode, the Y- driver is on and connected to GND. The internal pen-touch signal depends on whether or not the X+ input is driven low. When the panel is touched, the X+ input is pulled to ground through the touch screen and the internal pen-touch output is set to low because of the detection on the current path through the panel to GND, which initiates an interrupt to the processor. During the measurement cycles for X- and Y-Position, the X+ input is disconnected, which eliminates any leakage current from the pull-up resistor to flow through the touch screen, thus causing no errors.



(1) Untrimmed resistor; see the typical value in the Electrical Characteristics

Figure 30. Example of a Pen-Touch Induced Interrupt via the PINTDAV Pin

In modes where the TSC2004 must detect whether or not the screen is still being touched (for example, when doing a pen-touch initiated X, Y, and Z conversion), the TSC2004 must reset the drivers so that the R<sub>IRQ</sub> resistor is connected again. Because of the high value of this pull-up resistor, any capacitance on the touch screen inputs causes a long delay time, and may prevent the detection from occurring correctly. To prevent this possible delay, the TSC2004 has a circuit that allows any screen capacitance to be *precharged*, so that the pull-up resistor does not have to be the only source for the charging current. The time allowed for this precharge, as well as the time needed to sense if the screen is still touched, can be set in the configuration register.

This configuration underscores the need to use the minimum possible capacitor values on the touch screen inputs. These capacitors may be needed to reduce noise, but too large a value will increase the needed precharge and sense times, as well as the panel voltage stabilization time.



#### Preprocessing

The TSC2004 offers an array of powerful preprocessing operations that reduce unnecessary traffic on the bus and reduce the host processor loading. This reduction is especially critical for the serial interface, where limited bandwidth is a tradeoff, keeping the connection lines to a minimum.

All data acquisition tasks are looking for specific data that meet certain criteria. Many of these tasks fall into a predefined range, while other tasks may be looking for a value in a noisy environment. If these data are all to be retrieved by host processor for processing, the limited bus bandwidth quickly saturates, along with the host processor processing capability. In any case, the host processor must always be reserved for more critical tasks, not for routine work.

The preprocessing unit consists of two main functions: the combined MAV filter (median value filter and averaging filter), followed by the zone detection.

### Preprocessing—Median Value Filter and Averaging Value Filter

The first preprocessing function, a combined MAV filter, can be operated independently as a median value filter (MVF), an averaging value filter (AVF), and a combined filter (MAVF).

If the acquired signal source is noisy because of the digital switching circuit, it may be necessary to evaluate the data without noise. In this case, the median value filter (MVF) operation helps to discard the noise. The array of N converted results is first sorted. The return value is either the middle (median value) of an array of M converted results, or the average value of a window size of W of converted results:

- N = the total number of converted results used by the MAV filter
- M = the median value filter size programmed
- W = the averaging window size programmed

If M=1, then N=W. A special case is W=1, which means the MAVF is bypassed. Otherwise, if W>1, only averaging is performed on these converted results. In either case, the return value is the averaged value of window size W of converted results. If M>1 and W=1, then N=M, meaning only the median value filter is operating. The return value is the middle position converted result from the array of M converted results. If M>1 and W>1, then N=M. In this case, W<M. The return value is the averaged value of middle portion W of converted results out of the array of M converted results. Since the value of W is an odd number in this case, the averaging value is calculated with the middle position converted result counted twice (so a total of W+1 converted results are averaged).

**MEDIAN VALUE FILTER** POSSIBLE AVERAGING WINDOW SIZE M1 MO M = W = 0 0 1, 4, 8, 16 1 3 0 1 1 0 7 1, 3 1 1 1 15 1, 3, 7

**Table 1. Median Value Filter Size Selection** 

**Table 2. Averaging Value Filter Size Selection** 

		AVERAGING VALUE FILTER SIZE SELECTION W =			
W1	W0	M = 1 (Averaging Only)	M > 1		
0	0	1	1		
0	1	4	3		
1	0	8	7		
1	1	16	Reserved		



**NOTE:** The default setting for MAVF is MVF (median value filter with averaging bypassed) for any invalid configuration. For example, if (M1, M0, W1, W0) = (1,0,1,0), the MAVF performs as it was configured for (1,0,0,0), median filter only with filter size = 7 and no averaging. The only exception is M > 1 and (W1, W0) = (1,1). This setting is reserved and should not be used.

М	W	INTERPRETATION	N =	OUTPUT			
= 1	= 1	Bypass both MAF and AVF	W	The converted result			
= 1	> 1	Bypass MVF only	W	Average of W converted results			
> 1	= 1	Bypass AVF only	М	Median of M converted results			
> 1	> 1	M > W	М	Average of middle W of M converted results with the median			

Table 3. Combined MAV Filter Setting

The MAV filter is available for all analog inputs including the touch screen inputs, temperature measurements TEMP1 and TEMP2, and the AUX measurement.




Figure 31. MAV Filter Operation (patent pending)

#### **Zone Detection**

The Zone Detection unit is capable of screening all processed data from the MAVF and retaining only the data of interest (data that fit the prerequisite). This unit can be programmed to send an alert if a predefined condition set by two threshold value registers is met. Three different zones may be set:

- 1. Above the upper limit (X ≥ Threshold High)
- 2. Between the two thresholds (Threshold Low < X < Threshold High)
- 3. Below the lower limit ( $X \le Threshold Low$ )

The AUX and temperatures TEMP1 and TEMP2 have separate threshold value registers that can be enabled or disabled. This function is not available to the touch screen inputs. Once the preset condition is met, the DAV output to the PINTDAV pin is pulled low and the corresponding DAV bit is set.



#### I<sup>2</sup>C INTERFACE

The TSC2004 supports the I<sup>2</sup>C serial bus and data transmission protocol in all three defined modes: standard, fast, and high-speed. A device that sends data onto the bus is defined as a transmitter, and a device receiving data as a receiver. The device that controls the message is called a *master*. Devices controlled by the master are *slaves*. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. The TSC2004 operates as a slave on the I<sup>2</sup>C bus. Connections to the bus are made via the open-drain I/O lines, SDA and SCL.

The following bus protocol has been defined (see Figure 32):

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as control signals.

Accordingly, the following bus conditions have been defined:

Bus Not Busy Both data and clock lines remain HIGH.

**Start Data Transfer** A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.

**Stop Data Transfer** A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.

**Data Valid** The state of the data line represents valid data, when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is not limited and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth-bit.

Within the I<sup>2</sup>C bus specifications, a standard mode (100kHz clock rate), a fast mode (400kHz clock rate), and a high-speed mode (3.4MHz clock rate) are each defined. The TSC2004 works in all three modes.

**Acknowledge** Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.



Figure 32 details how data transfer is accomplished on the  $I^2C$  bus. Depending upon the state of the  $R/\overline{W}$  bit, two types of data transfer are possible:

- 1. **Data transfer from a master transmitter to a slave receiver.** The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after the slave address and each received byte.
- 2. Data transfer from a slave transmitter to a master receiver. The first byte, the slave address, is transmitted by the master. The slave then returns an acknowledge bit. Next, a number of data bytes are transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a not-acknowledge is returned.

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer ends with a STOP condition or a repeated START condition. Because a repeated START condition is also the beginning of the next serial transfer, the bus will not be released.

The TSC2004 may operate in the following two modes:

- Slave Receiver Mode: Serial data and clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.
- 2. Slave Transmitter Mode: The first byte (the slave address) is received and handled as in the slave receiver mode. However, in this mode the direction bit indicates that the transfer direction is reversed. Serial data are transmitted on SDA by the TSC2004 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.

#### I<sup>2</sup>C Fast or Standard Mode (F/S Mode)

In I<sup>2</sup>C Fast or Standard (F/S) mode, serial data transfer must meet the timing shown in the Timing Information section.

In the serial transfer format of F/S mode, the master signals the beginning of a transmission to a slave with a START condition (S), which is a high-to-low transition on the SDA input while SCL is high. When the master has finished communicating with the slave, the master issues a STOP condition (P), which is a low-to-high transition on SDA while SCL is high, as shown in Figure 32. The bus is free for another transmission after a stop condition has occurred. Figure 32 shows the complete F/S mode transfer on the I<sup>2</sup>C, two-wire serial interface. The address byte, control byte, and data byte are transmitted between the START and STOP conditions. The SDA state is only allowed to change while SCL is low, except for the START and STOP conditions. Data are transmitted in 8-bit words. Nine clock cycles are required to transfer the data into or out of the device (8-bit word plus acknowledge bit).




Figure 32. Complete Fast- or Standard-Mode Transfer

24



#### I<sup>2</sup>C High-Speed Mode (Hs Mode)

Serial data transfer format in High-Speed (Hs) mode meets the Fast or Standard (F/S) mode I<sup>2</sup>C bus specification. Hs mode can only commence after the following conditions (all of which are in F/S mode) exist:

- 1. START condition (S)
- 2. 8-bit master code (00001xxx)
- 3. not-acknowledge bit (N)

Figure 33 shows this sequence in more detail. Hs-mode master codes are reserved 8-bit codes used only for triggering Hs mode, and are not to be used for slave addressing or any other purpose. The master code indicates to other devices that an Hs-mode transfer is about to begin and the connected devices must meet the Hs mode specification. Because no device is allowed to acknowledge the master code, the master code is followed by a not-acknowledge bit (N).

After the not-acknowledge bit (N) and SCL have been pulled up to a HIGH level, the master switches to Hs-mode and enables (at time  $t_H$ ; shown in Figure 33) the current-source pull-up circuit for SCL. Because other devices can delay the serial transfer before  $t_H$  by stretching the LOW period of SCL, the master enables its current-source pull-up circuit when all devices have released SCL, and SCL has reached a HIGH level, thus speeding up the last part of the rise time of the SCL.

The master then sends a repeated START condition (Sr) followed by a 7-bit slave address with a R/W bit address, and receives an acknowledge bit (A) from the selected slave. After a repeated START (Sr) condition and after each acknowledge bit (A) or not-acknowledge bit (N), the master disables its current-source pull-up circuit. This disabling enables other devices to delay the serial transfer by stretching the LOW period of SCL. The master re-enables its current-source pull-up circuit again when all devices have released, and SCL reaches a HIGH level, which speeds up the last part of the SCL signal rise time.

Data transfer continues in Hs mode after the next repeated START (Sr), and only switches back to F/S mode after a STOP condition (P). To reduce the overhead of the master code, it is possible that a master links a number of Hs mode transfers, separated by repeated START conditions (Sr).




Figure 33. Complete High-Speed Mode Transfer



#### **DIGITAL INTERFACE**

#### **ADDRESS BYTE**

The TSC2004 has a 7-bit slave address word. The first five bits (MSBs) of the slave address are factory-preset to comply with the I<sup>2</sup>C standard for A/D converters and are always set at '10010'. The logic state of the address input pins (AD1-AD0) determine the two LSBs of the device address to activate communication. Therefore, a maximum of four devices with the same preset code can be connected on the same bus at one time.

The AD1-AD0 address inputs are only read during a power-up of the device, and should be connected to a digital supply (I/OVDD), or digital ground (DGND). The slave address is latched into the TSC2004 on the falling edge of SCL after the read/write bit has been received by the slave.

The last bit of the address byte  $(R/\overline{W})$  defines the operation to be performed. When set to a '1', a read operation is selected; when set to a '0', a write operation is selected. Following the START condition, the TSC2004 monitors the SDA bus, checking the device type identifier being transmitted. Upon receiving the '10010' code, the appropriate device select bits, and the  $R/\overline{W}$  bit, the slave device outputs an acknowledge signal on the SDA line.

#### Table 4. I<sup>2</sup>C Slave Address Byte

MSB D7	D6	D5	D4	D3	D2	D1	LSB D0	
1	0	0	1	0	AD1	AD0	R/W	

#### Bit D0: R/W

- 1: I<sup>2</sup>C master read from TSC (I<sup>2</sup>C read addressing).
- 0: I<sup>2</sup>C master write to TSC (I<sup>2</sup>C write addressing).




Figure 34. I<sup>2</sup>C Bus Addressing (Slave Address Byte Format)

#### **CONTROL BYTE**

## Table 5. Control Byte Format: Start a Conversion and Mode Setting

MSB D7	D6	D5	D4	D3	D2	D1	LSB D0
1 (Control Byte 1)	СЗ	C2	C1	C0	RM	SWRST	STS
0 (Control Byte 0)	А3	A2	A1	A0	Reserved (Write '0')	PND0	R/W



#### Table 6. Control Byte 1 Bit Register Description (D7 = 1)

BIT	NAME	DESCRIPTION
D7	Control Byte ID	1
D6-D3	C3:C0	Converter Function Select as detailed in Table 7
D2	DM	0: 10 Bit
D2	RM	1: 12 Bit
D1	CMDCT	Software Reset. This bit is self-clearing.
וט	SWRST	1: Reset all register values to default
D0	STS	Stop bit for all converter functions. This bit is self-clearing.

#### Bit D7: Control Byte ID

- 1: Control Byte 1 (start conversion and channel select and conversion-related configuration).
- 0: Control Byte 0 (read/write data registers and non-conversion-related controls).

#### Bits D6-D3: C3-C0

Converter function select bits. These bits select the input to be converted, and the converter function to be executed. Table 7 lists the possible converter functions.

#### **Table 7. Converter Function Select**

C3	C2	C1	C0	FUNCTION
0	0	0	0	Touch screen scan function: $X$ , $Y$ , $Z_1$ , and $Z_2$ coordinates converted and the results returned to $X$ , $Y$ , $Z_1$ , and $Z_2$ data registers. Scan continues until either the pen is lifted or a stop bit is sent.
0	0	0	1	Touch screen scan function: X and Y coordinates converted and the results returned to X and Y data registers. Scan continues until either the pen is lifted or a stop bit is sent.
0	0	1	0	Touch screen scan function: X coordinate converted and the results returned to X data register.
0	0	1	1	Touch screen scan function: Y coordinate converted and the results returned to Y data register.
0	1	0	0	Touch screen scan function: $Z_1$ and $Z_2$ coordinates converted and the results returned to $Z_1$ and $Z_2$ data registers.
0	1	0	1	Auxiliary input converted and the results returned to the AUX data register.
0	1	1	0	A temperature measurement is made and the results returned to the Temperature Measurement 1 data register.
0	1	1	1	A differential temperature measurement is made and the results returned to the Temperature Measurement 2 data register.
1	0	0	0	Auxiliary input is converted <i>continuously</i> and the results returned to the AUX data register.
1	0	0	1	Touch screen panel connection to X-axis drivers is tested. The test result is output to PINTDAV and shown in STATUS register.
1	0	1	0	Touch screen panel connection to Y-axis drivers is tested. The test result is output to PINTDAV and shown in STATUS register.
1	0	1	1	RESERVED (Note: any condition caused by this command can be cleared by setting the STS bit to 1).
1	1	0	0	Touch screen panel short-circuit (between X and Y plates) is tested through Y-axis. The test result is output to PINTDAV and shown in the STATUS register.
1	1	0	1	X+, X– drivers status
1	1	1	0	Y+, Y- drivers status
1	1	1	1	Y+, X- drivers status

#### Touch Screen Scan Function for XYZ or XY

C3-C0 = 0000 or 0001: These scan functions can collaborate with the PSM bit that defines the control mode of converter functions. If the PSM bit is set to '1', these scan function select commands are recommended to be issued before a pen touch is detected in order to allow the TSC2004 to initiate and control the scan processes immediately after the screen is touched. If these functions are not issued before a pen touch is detected, the TSC2004 waits for the host to write these functions before starting a scan process. If PSM stays as '1' after a TSC-initiated scan function is complete, the host is not required to write these function select bits again for each of the following pen touches after the detected touch. In the host-controlled converter function mode (PSM = 0), the host must send these functions select bits repeatedly for each scan function after a detected pen touch.

Note that the data registers may be updated while a host reading is in progress. Using the sequential read cycle (see Figure 36) prevents the TSC from updating registers while a host reading is in progress. To ensure that the XYZ or XY coordinates are correctly read, use the sequential read cycle to read the coordinates after the scan.

#### Touch Screen Sensor Connection Tests for X-Axis and Y-Axis

Range of resistances of different touch screen panels can be selected by setting the TBM bits in CFR1; see Table 20. Once the resistance of the sensor panel is selected, two continuity tests are run separately for the X-axis and Y-axis. The unit under test must pass both connection tests to ensure that a proper connection is secured.

**C3-C0 = 1001:** PINTDAV = 0 during this connection test. A '1' shown at end of the test indicates the X-axis drivers are well-connected to the sensor; otherwise, X-axis drivers are poorly connected. If drivers fail to connect, then PINTDAV stays low until a stop bit (STS set to '1') is issued.

C3-C0 = 1010: PINTDAV = 0 during this connection test. A '1' shown at end of the test indicates the Y-axis drivers are well-connected to the sensor; otherwise, Y-axis drivers are poorly connected. If the drivers are fail to connect, then PINTDAV stays low until a stop bit (STS set to '1') is issued.

#### **Touch Sensor Short-Circuit Test**

If the TBM bits of CFR1 detailed in Table 20 are all set to '1', a short-circuit in the touch sensor can be detected.

**C3-C0 = 1011:** Reserved.

C3-C0 = 1100: PINTDAV = 0 during this short-circuit test. A '1' shown at end of the test indicates there is no short-circuit detected (through Y-axis) between the flex and stable layers. If there is a short-circuit detected, PINTDAV stays low until a stop bit (STS set to '1') is issued.

**RM**—Resolution select. If RM = 1, the conversion result resolution is 12-bit; otherwise, the resolution is 10-bit. This bit is the same RM bit shown in CFR0.

**SWRST**—Software reset input. All register values are set to default value if a '1' is written to this bit. This bit is automatically set to '0' in order to cancel the software reset and resume normal operation.

**STS**—Stop bit for all converter functions. When writing a '1' to this register, this bit aborts the converter function currently running in the TSC2004. A '0' is automatically written to this register in order to end the stop bit. This bit can only stop converter functions; it does not reset any data, status, or configuration registers. This bit is the same STS bit shown in CFR0, but can only be read through the CFR0 register with different interpretations.

**Table 8. STS Bit Operation** 

OPERATION	VALUE	DESCRIPTION
Write	0	Normal operation
Write	1	Stop converter functions and power down



#### Table 9. Control Byte 0 Bit Register Description (D7 = 0)

BIT	NAME	DESCRIPTION			
D7	Control Byte ID	1: Control Byte 1—start conversion, channel select, and converison-related configuration			
D7	Control Byte ID	0: Control Byte 0—read/write data registers and non-conversion-related controls			
D6-D3	A3-A0	Register Address Bits as detailed in Table 10			
D2	RESERVED	A '0' must be set in this bit for normal operation			
	PND0	Power Not Down Control			
D1		<ol> <li>A/D converter biasing circuitry is always on between conversions but is shut down after the converter function stops</li> </ol>			
		<ol> <li>A/D converter biasing circuitry is shut down either between conversions or after the converter function stops</li> </ol>			
		TSC Internal Register Data Flow Control			
D0	R/W	<ol> <li>Set the starting address of the TSC internal registers for a register read (see Figure 35)</li> </ol>			
		0: Write to TSC internal registers			

### **Table 10. Internal Register Map**

F	REGISTER ADDRESS		ss		
А3	A2	A1	A0	REGISTER CONTENT	READ/WRITE
0	0	0	0	X measurement result	R
0	0	0	1	Y measurement result	R
0	0	1	0	Z <sub>1</sub> measurement result	R
0	0	1	1	Z <sub>2</sub> measurement result	R
0	1	0	0	AUX measurement result	R
0	1	0	1	Temp1 measurement result	R
0	1	1	0	Temp2 measurement result	R
0	1	1	1	Status	R
1	0	0	0	AUX high threshold	R/W
1	0	0	1	AUX low threshold	R/W
1	0	1	0	Temp high threshold (apply to both TEMP1 and TEMP2)	R/W
1	0	1	1	Temp low threshold (apply to both TEMP1 and TEMP2)	R/W
1	1	0	0	CFR0	R/W
1	1	0	1	CFR1	R/W
1	1	1	0	CFR2	R/W
1	1	1	1	Converter function select status	R

**R/W**—Register read and write control. A '1' indicates that the value of the internal register address bits A3-A0 is stored internally as the starting address for a register read (see Figure 35). The content of the addressed register is sent to SDA by using I<sup>2</sup>C read addressing (see Figure 36 and Figure 37). A '0' indicates that the data following Control Byte 0 on SDA are written into the internal register addressed by bits A3-A0 (see Figure 35).



#### START A WRITE CYCLE

A write cycle begins when the master issues the slave address to the TSC2004. The slave address consists of seven address bits and a write bit ( $R/\overline{W} = 0$ ; see Table 5). When the eighth bit has been received and the address matches the AD1-AD0 address input pin setting, the TSC2004 issues an acknowledge bit by pulling SDA low for one additional clock cycle (ACK = 0); see Figure 34.

When the master receives the acknowledge bit from the TSC2004, the master writes the input control byte to the slave; see Table 5. After the control byte is received by the slave, the slave issues another acknowledge bit by pulling SDA low for one clock cycle (ACK = 0). The master then ends the write cycle by issuing a STOP or repeated START condition; see Figure 35.




Figure 35. Write Cycle

30 Subn



#### **REGISTER ACCESS**

Data access begins with the master issuing a START (or repeated START) condition followed by the 7-bit address and a read bit (R/W = 1; see Table 5). When the eighth bit has been received and the address matches, the slave issues an acknowledge by pulling SDA low for one clock cycle (ACK = 0). The first byte of serial data then follows. After the first byte has been sent by the slave, it releases the SDA line for the master to issue an acknowledge (ACK = 0). The slave issues the second byte of serial data upon receiving the acknowledgement from the master (D7-D0), followed by a not-acknowledge bit (ACK = 1) from the master to indicate that the last data byte has been received. The master then issues a STOP condition (P) or repeated START (Sr), which ends the read cycle, as shown in Figure 36 and Figure 37. If the master issues a not-acknowledge (ACK = 1) after receipt of the first data byte, the master must then issue a stop condition (P) to reset the registers. If the master is not ready to receive the second data byte, it should issue the acknowledge (ACK = 0), or the master should stretch the clock. Upon restart of the clock, the second byte of data can be received by the master.





Figure 36. Sequential Read Cycle


(3) If (m+n)h is greater than Fh, then (m + n)h is modulo 16.







#### Or...



NOTES: (1) In order to start the next sequence, a STOP condition must be followed by a START condition. If no STOP is used, then a Repeated START must be used. Also note that is a STOP condition is issued in High-Speed mode, the mode will revert to the previous mode: Fast or Standard.

(2) mh is a hexadecimal number.

Figure 37. Repeated Read Cycle

32

Product Folder Link(s): TSC2004



#### **COMMUNICATION PROTOCOL**

The TSC2004 is controlled entirely by registers. Reading and writing to these registers are accomplished by the use of Control Byte 0, which includes a 4-bit address plus one read/write TSC register control bit. The data registers defined in Table 10 are all 16-bit, right-adjusted. **NOTE:** Except for some configuration registers and the Status register that are full 16-bit registers, the rest of the value registers are 12-bit (or 10-bit) data preceded by four (or six) zeros.

#### Configuration Register 0

Table 11. Configuration Register 0 (Reset Value = 4000h for Read; 0000h for Write)

MSB D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	LSB D0
PSM	STS	RM	CL1	CL0	PV2	PV1	PV0	PR2	PR1	PR0	SN2	SN1	SN0	DTW	LSM

**PSM**—Pen status/control mode. Reading this bit allows the host to determine if the screen is touched. Writing to this bit selects the mode used to control the flow of converter functions that are either initiated and/or controlled by host or under control of the TSC2004 responding to a pen touch. When reading, the PSM bit indicates if the pen is down or not. When writing to this register, this bit determines if the TSC2004 controls the converter functions, or if the converter functions are host-controlled. The default state is the host-controlled converter function mode (0). The other state (1) is the TSC-initiated scan function mode that must only collaborate with C3-C0 = 0000 or 0001 in order to allow the TSC2004 to initiate and control the scan function for XYZ or XY when a pen touch is detected.

**Table 12. PSM Bit Operation** 

OPERATION	VALUE	DESCRIPTION
Read	0	No screen touch detected
Read	1	Screen touch detected
Write	0	Converter functions initiated and/or controlled by host
Write	1	Converter functions initiated and controlled by the TSC2004

**STS**—A/D converter status. When reading, this bit indicates if the converter is busy or not busy. Continuous scans or conversions can be stopped by writing a '1' to this bit, immediately aborting the running converter function (even if the pen is still down) and causing the A/D converter to power down. The default state for write is 0 (normal operation), and the default state for read is 1 (converter is not busy). **NOTE:** The same bit can be written through Control Byte 1. This bit is self-clearing.

Table 13. STS Bit Operation

OPERATION	VALUE	DESCRIPTION		
Read	0	Converter is busy		
Read	1	Converter is not busy		
Write	0	Normal operation		
Write	1	Stop converter function and power down		

**RM**—Resolution control. The A/D converter resolution is specified with this bit. See Table 14 for a description of these bits. This bit is the same whether reading or writing, and defaults to 0. Note that the same bit can be written through Control Byte 1.

**Table 14. A/D Converter Resolution Control** 

RM	FUNCTION
0	10-bit resolution. Power-up and reset default.
1	12-bit resolution

Copyright © 2007–2008, Texas Instruments Incorporated



**CL1, CL0**—Conversion clock control. These two bits specify the clock rate that the A/D converter uses to perform conversion, as shown in Table 15.

Table 15. A/D Converter Conversion Clock Control

CL1	CL0	FUNCTION
0	0	$f_{ADC} = f_{OSC}/1$ . This is referred to as the 4MHz A/D converter clock rate, 10-bit resolution only <sup>(1)</sup> .
0	1	$f_{ADC} = f_{OSC}/2$ . This is referred to as the 2MHz A/D converter clock rate.
1	0	$f_{ADC} = f_{OSC}/4$ . This is referred to as the 1MHz A/D converter clock rate.
1	1	$f_{ADC} = f_{OSC}/4$ . This is referred to as the 1MHz A/D converter clock rate.

<sup>(1)</sup> For SNSVDD = 1.2V at -40°C, a lower A/D converter clock rate should be used to allow enough time for conversion settling.

**PV2-PV0**—Panel voltage stabilization time control. These bits specify a delay time from the moment the touch screen drivers are enabled to the time the voltage is sampled and a conversion is started. These bits allow the user to adjust the appropriate settling time for the touch panel and external capacitances. See Table 16 for settings of these bits. The default state is 000, indicating a 0μs stabilization time. These bits are the same whether reading or writing.

**Table 16. Panel Voltage Stabilization Time Control** 

PV2	PV1	PV0	STABILIZATION TIME (t <sub>PVS</sub> )
0	0	0	0μs
0	0	1	100μs
0	1	0	500μs
0	1	1	1ms
1	0	0	5ms
1	0	1	10ms
1	1	0	50ms
1	1	1	100ms

**PR2-PR0**—Precharge time selection. These bits set the amount of time allowed for precharging any pin capacitance on the touch screen prior to sensing if a pen touch is happening.

**Table 17. Precharge Time Selection** 

PR2	PR1	PR0	PRECHARGE TIME(t <sub>PRE</sub> )		
0	0	0	20μs		
0	0	1	84µs		
0	1	0	276µs		
0	1	1	340µs		
1	0	0	1.044ms		
1	0	1	1.108ms		
1	1	0	1.300ms		
1	1	1	1.364ms		

**SNS2-SNS0**—Sense time selection. These bits set the amount of time the TSC2004 waits to sense whether the screen is touched after converting a coordinate.



Table 18. Sense Time Selection

SNS2	SNS1	SNS0	SENSE TIME (t <sub>SNS</sub> )		
0	0	0	32μs		
0	0	1	96μs		
0	1	0	544µs		
0	1	1	608µs		
1	0	0	2.080ms		
1	0	1	2.144ms		
1	1	0	2.592ms		
1	1	1	2.656ms		

**DTW**—Detection of pen touch in wait (patent pending). Writing a '1' to this bit enables the pen touch detection in the background while waiting for the host to issue the converter function in host-initiated/controlled modes. This background detection allows the TSC2004 to pull high at PINTDAV to indicate no pen touch detected while waiting for the host to issue the converter function. If the host polls a high state at PINTDAV before the convert function is sent, the host can abort the issuance of the convert function and stay in the polling PINTDAV mode until the next pen touch is detected.

**LSM**—Longer sampling mode. When this bit is set to '1', the extra 500ns of sampling time is added to the normal sampling cycles of each conversion. This additional time is represented as approximately two internal oscillator clock cycles. For SNSVDD = 1.2V at  $-40^{\circ}$ C, the LSM bit should be set to '1' so that the sampled signal has enough time to settle.

#### **Configuration Register 1**

Configuration register 1 (CFR1) defines the connection test-bit modes configuration and batch delay selection.

Table 19. Configuration Register 1 (Reset Value = 0000h)

MSB D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	LSB D0
Resrvd	Resrvd	Resrvd	Resrvd	TBM3	TBM2	TBM1	TBM0	Resrvd	Resrvd	Resrvd	Resrvd	Resrvd	BTD2	BTD1	BTD0

**TBM3-TBM0**—Connection test-bit modes (patent pending). These bits specify the mode of test bits used for the predefined range of the combined X-axis and Y-axis touch screen panel resistance ( $R_{TS}$ ).

Table 20. Touch Screen Resistance Range and Test-Bit Modes

	TEST-BIT	R <sub>TS</sub>				
ТВМ3	TBM2	TBM1	TBM0	(kΩ)		
0	0	0	0	0.17		
0	0	0	1	0.17 < R <sub>TS</sub> ≤ 0.52		
0	0	1	0	$0.52 < R_{TS} \le 0.86$		
0	0	1	1	$0.86 < R_{TS} \le 1.6$		
0	1	0	0	1.6 < R <sub>TS</sub> ≤ 2.2		
0	1	0	1	2.2 < R <sub>TS</sub> ≤ 3.6		
0	1	1	0	$3.6 < R_{TS} \le 5.0$		
0	1	1	1	5.0 < R <sub>TS</sub> ≤ 7.8		
1	0	0	0	7.8 < R <sub>TS</sub> ≤ 10.5		
1	0	0	1	10.5 < R <sub>TS</sub> ≤ 16.0		
1	0	1	0	16.0 < R <sub>TS</sub> ≤ 21.6		
1	0	1	1	21.6 < R <sub>TS</sub> ≤ 32.6		
1	1	0	0	Reserved		
1	1	0	1	Reserved		
1	1	1	0	Reserved		
1	1	1	1	Only for short-circuit panel test		

Copyright © 2007–2008, Texas Instruments Incorporated



**BTD2-BTD0**—Batch Time Delay mode. These are the selection bits that specify the delay before a sample/conversion scan cycle is triggered. When it is set, Batch Time Delay mode uses a set of timers to automatically trigger a sequence of sample-and-conversion events. The mode works for both TSC-initiated scans (XYZ or XY) and host-initiated scans (XYZ or XY).

A TSC-initiated scan (XYZ or XY) can be configured by setting the PSM bit in CFR0 to '1' and C[3:0] in Control Byte 1 to '0000' or '0001'. In the case of a TSC-initiated scan (XYZ or XY), the sequence begins with the TSC responding to a pen touch. After the first processed sample set completes during the batch delay, the scan enters a wait mode until the end of the batch delay is reached. If a pen touch is still detected at that moment, the scan continues to process the next sample set, and the batch delay is resumed. The throughput of the processed sample sets (shown in Table 21 as sample sets per second, or SSPS) is regulated by the selected batch delay during the time of the detected pen touch. A TSC-initiated scan (XYZ or XY) can be configured by setting the PSM bit in CFR0 to '1' and C[3:0] in Control Byte 1 to '0000' or '0001'. Note that the throughput of the processed sample set also depends on the settings of stabilization, precharge, and sense times, and the total number of samples to be processed per coordinates. If the accrual time of these factors exceeds the batch delay time, the accrual time dominates. Batch delay time starts when the pen touch initiates the scan function that converts coordinates.

A host-initiated scan (XYZ or XY) can be configured by setting the PSM bit in CFR0 to '0' and C[3:0] in Control Byte 1 to '0000' or '0001'. For the host-initiated scan (XYZ or XY), the host must set TSC internal register C[3:0] in Control Byte 1 to '0000' or '0001' initially after a pen touch is detected; see *Conversion Controlled by TSC2004 Initiated by Host (TSMode 2)*, in the *Theory of Operation* section. After the scan (XYZ or XY) is engaged, the throughput of the processed sample sets is regulated by the selected batch delay timer, as long as the initial detected touch is not interrupted.

**BATCH DELAY SELECTION** THROUGHPUT FOR TSC-INITIATED **DELAY TIME** OR HOST-INITIATED SCAN, XYZ OR XY BTD2 BTD1 BTD0 (ms) (SSPS) Normal operation throughput depends on settings. 

Table 21. Touch Screen Throughput and Batch Selection Bits

For example, if stabilization time, precharge time, and sense time are selected as 100µs, 84µs, and 96µs, respectively, and the batch delay time is 2ms, then the scan function enters wait mode after the first processed sample set until the 2ms of batch delay time is reached. When the scan function starts to process the second sample set (if the screen is still touched), the batch delay restarts at 2ms (in this example). This procedure remains regulated by 2ms until the pen touch is not detected or the scan function is stopped by a stop bit or any reset form.



#### **Configuration Register 2**

Configuration register 2 (CFR2) defines the preprocessor configuration.

Table 22. Configuration Register 2 (Reset Value = 0000h)

MSB D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	LSB D0
PINTS1	PINTS0	M1	MO	W1	WO	TZ1	TZ0	AZ1	AZ0	Resrvd	MAVE X	MAVE Y	MAVE Z	MAVE AUX	MAVE TEMP

**PINTS1** (default 0)—This bit controls the output format of the <u>PINTDAV</u> pin. When this bit is set to '0', the output format is shown as the AND-form of internal signals of <u>PENIRQ</u> and DAV). When this bit is set to '1', <u>PINTDAV</u> outputs <u>PENIRQ</u> only.

**PINTS0** (default 0)—This bit selects what is output on the PINTDAV pin. If this bit set to '0', the output format of PINTDAV depends on the selection made on the PINTS1 bit. If this bit set to '1', the internal signal of DAV is output on PINTDAV.

**Table 23. PINTSx Selection** 

PINTS1	PINTS0	PINTDAV PIN OUTPUT =
0	0	AND combination of PENIRQ (active low) and DAV (active high).
0	1	Data available, DAV (active low).
1	0	Interrupt, PENIRQ (active low) generated by pen-touch.
1	1	Data available, DAV (active low).

**M1, M0, W1, W0** (default 0000)—Preprocessing MAV filter control. Note that when the MAV filter is processing data, the STS bit and the corresponding DAV bits in the status register indicate that the converter is busy until all conversions necessary for the preprocessing are complete. The default state for these bits is 0000, which bypasses the preprocessor. These bits are the same whether reading or writing.

**TZ1 and TZ0, or AZ1 and AZ0** (default 00)—Zone detection bit definition (for TEMP or AUX measurements). TZ1 and TZ0 are for the TEMP measurement. AZ1 and AZ0 are for the AUX measurement. The action taken in zone detection is to store the processed data in the corresponding data registers and to update the corresponding DAV bits in status register. If the processed data do not meet the selected criteria, these data are ignored and the corresponding DAV bits are not updated. When zone detection is disabled, the processed data are simply stored in the corresponding data registers and the corresponding DAV bits are updated without any comparison of criteria. Note that the converted samples are always processed according to the setting of the MAVE bits for AUX/TEMP before zone detection takes effect. See Table 30 for thresholds.

**Table 24. Zone Detection Bit Definition** 

TZ1/AZ1	TZ0/AZ0	FUNCTION
0	0	Zone detection is disabled.
0	1	When the processed data are below low threshold
1	0	When the processed data are between low and high thresholds
1	1	When the processed data are above high threshold

**MAVE** (default is 00000)—MAV filter function enable bit. When the corresponding bit is set to '1', the MAV filter setup is applied to the corresponding measurement.



#### **Converter Function Select Register**

The Converter Function Select (CFN) register reflects the converter function select status.

Table 25. Converter Function Select Status Register (Reset Value = 0000h)

MSB D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	LSB D0
CFN15	CFN14	CFN13	CFN12	CFN11	CFN10	CFN9	CFN8	CFN7	CFN6	CFN5	CFN4	CFN3	CFN2	CFN1	CFN0

**CFN15-CFN13**—Touch screen drivers status. These bits represent the current status of the touch screen drivers that are turned on. CFN13 is set to '1' if both X+ and X- drivers are turned on. CFN14 is set to '1' if both Y+ and Y- drivers are turned on. CFN15 is set to '1' if Y+ and X- drivers are turned on. Otherwise, these bits are set to '0'. These bits are reset to 0h whenever the converter function is either complete, stopped by the STS bit, or reset (by a hardware reset from the RESET pin or a software reset from SWRST bit in Control Byte 1).

**CFN12-CFN0**—Converter function select status. These bits represent the converter function currently running, which is set in bits C3-C0 of Control Byte 1. When the CFNx bit shows '1', where x is the decimal value of converter function select bits C3-C0, it indicates that the converter function that is set in bits C3-C0 is running. For example, when CFN2 shows '1', it indicates the converter function set in bits C3-C0 ('0010') is running. The CFNx bits are reset to 0000h whenever the converter function is complete, stopped by STS bit, or reset (by the hardware reset from the RESET pin or the software reset from SWRST bit in Control Byte 1). However, if the TSC-initiated scan function mode is issued (by setting the PSM bit in the CFR0 register to '1'), the CFN0 or CFN1 bit will not be reset when the corresponding converter function is complete because there is no pen touch. This event allows the TSC2004 to immediately initiate the scan process (corresponding to CFN0 or CFN1 set to '1') when the next pen touch is detected.

Table 26. STATUS Register (Reset Value = 0004h)

MSB D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	LSB D0
DAV Due X	DAV Due Y	DAV Due Z1	DAV Due Z2	DAV Due AUX	DAV Due TEMP1	DAV Due TEMP2	RESRVD (read '0')	RESET Flag	X CON	Y CON	RESRVD (read '0')	Y SHR	PDST	ID1	ID0

**DAV Bits**—Data available bits. These seven bits mirror the operation of the internal signals of DAV. When any processed data are stored in data registers, the corresponding DAV bit is set to '1'. It stays at '1' until the register(s) updated to the processed data have been read out by the host.

#### **Table 27. DAV Function**

DAV	DESCRIPTION
0	No new processed data are available.
1	Processed data are available. This will stay at 1 until the host has read out all updated registers.

RESET Flag—See Table 28 for the interpretation of the RESET flag bits.

# Table 28. RESET Flag Bits

RESET Flag	DESCRIPTION
0	Device was reset since last status poll (hardware or software reset).
1	Device has not been reset since last status poll.

**X CON**—This bit is '1' if the X axis of the touch screen panel is properly connected to the X drivers. This bit is the connection test result.

Y CON—This bit is '1' if the Y axis of the touch screen panel is properly connected to the Y drivers. This bit is the connection test result.

Y SHR—This bit is '1' if there is no short-circuit tested at the Y axis of the touch screen panel. This bit is the short-circuit test result.

Submit Documentation Feedback



**PDST**—Power down status. This bit reflects the setting of the PND0 bit in Control Byte 0. When this bit shows '0', it indicates A/D converter bias circuitry is still powered on after each conversion and before the next sampling; otherwise, it indicates A/D converter bias circuitry is powered down after each conversion and before the next sampling. However, it is powered down between conversion sets. Because this status bit is synchronized with the internal clock, it does not reflect the setting of the PND0 bit until a pen touch is detected or a converter function is running.

ID[1:0] Device ID bits: These bits represent the version ID of TSC2004. This version defaults to '00'.

#### **DATA REGISTERS**

The data registers of the TSC2004 hold data results from conversions. All of these registers default to 0000h upon reset.

#### X, Y, Z1, Z2, AUX, TEMP1 and TEMP2 REGISTERS

The results of all A/D conversions are placed in the appropriate data registers, as described in Table 10. The data format of the result word (R) of these registers is right-justified, as shown in Table 29.

#### Table 29. Internal Register Format

MSB D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	LSB D0
0	0	0	0	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0

#### **Register Map**

The TSC2004 has several 16-bit registers that allow control of the device, as well as providing a location to store results from the TSC2004 until read out by the host microprocessor. Table 30 shows the memory map.

#### Table 30. Register Content and Reset Values (1)

A3-A0 (HEX)	REGISTER NAME	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	RESET VALUE (HEX)
0	Х	0	0	0	0	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	0000
1	Υ	0	0	0	0	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	0000
2	Z1	0	0	0	0	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	0000
3	Z2	0	0	0	0	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	0000
4	AUX	0	0	0	0	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	0000
5	Temp1	0	0	0	0	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	0000
6	Temp2	0	0	0	0	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	0000
7	Status	S15	S14	S13	S12	S11	S10	S9	0	S7	S6	S5	Rsvd (2)	S3	S2	S1	S0	0004
8	AUX High	0	0	0	0	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	0FFF
9	AUX Low	0	0	0	0	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	0000
Α	Temp High	0	0	0	0	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	0FFF
В	Temp Low	0	0	0	0	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	0000
С	CFR0	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	4000
D	CFR1	0	0	0	0	R11	R10	R9	R8	0	0	0	0	0	R2	R1	R0	0000
E	CFR2	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	0	R4	R3	R2	R1	R0	0000
F	Converter Function Select Status	R15	R14	R13	R12	Rsvd (2)	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	0000


<sup>(1)</sup> For all combination bits, the pattern marked as Rsvd (reserved) must not be used. The default pattern is read back after reset.

<sup>(2)</sup> This bit is reserved.

#### REGISTER RESET

There are three way to reset the TSC2004. First, at power-on, a power good signal generates a prolonged reset pulse internally to all registers.

Second, an external pin,  $\overline{\text{RESET}}$ , is available to perform a system reset or allow other peripherals (such as a display) to reset the device if the pulse meets the timing requirement (at least 10 $\mu$ s wide). Any  $\overline{\text{RESET}}$  pulse less than 5 $\mu$ s will be rejected. To accommodate the timing drift between devices because of process variation, a  $\overline{\text{RESET}}$  pulse width between 5 $\mu$ s to 10 $\mu$ s falls into the gray area that is not recognized, and the result is undetermined; this situation should be avoided. Refer to Figure 38 for details. A good reset pulse must be low for at least 10 $\mu$ s. There is an internal spike filter to reject spikes up to 20ns wide.



NOTE: See Timing Requirements for more information.

Figure 38. External Reset Timing

Finally, a software reset can be activated by writing a '1' to CB1.1 (bit 1 of control byte 1). It should be noted this reset is not self-clearing so the user must write a '0' to remove the software reset.

A reset clears all registers and loads default values. A power-on reset and external (hardware) reset take precedence over a software reset. If a software reset is not cleared by the user, it is cleared by either a power-on reset or an external (hardware) reset.

Submit Documentation Feedback



#### THEORY OF OPERATION

#### TOUCH SCREEN MEASUREMENTS

As noted previously in the discussion of the A/D converter, several operating modes can be used that allow great flexibility for the host processor. This section examines these different modes.

#### Conversion Controlled by TSC2004 Initiated by TSC2004 (TSMode 1)

In TSMode 1, before a pen touch can be detected, the TSC2004 must be programmed with PSM = 1 and one of two scan modes:

- 1. X-Y-Z Scan (converter function select bits C[3:0] = Control Byte 1 D[6:3] = 0000); or
- 2. X-Y Scan (converter function select bits C[3:0] = Control Byte 1 D[6:3] = 0001).

See Table 7 for more information on the converter function select bits.

When the touch panel is touched, and the internal pen-touch signal activates, the PINTDAV output is lowered if it is programmed as PENIRQ. The TSC2004 then executes the preprogrammed scan function without a host intervention.

At the same time, the TSC2004 starts up its internal clock. It then turns on the Y-drivers, and after a programmed panel voltage stabilization time, powers up the A/D converter and converts the Y coordinate. If preprocessing is selected, several conversions may take place. When data preprocessing is complete, the Y coordinate result is stored in a temporary register.

If the screen is still touched at this time, the X-drivers are enabled, and the process repeats, but measures the X coordinate instead, and stores the result in a temporary register.

If only X and Y coordinates are to be measured, then the conversion process is complete. A set of X and Y coordinates are stored in the X and Y registers. Figure 39 shows a flowchart for this process. The time it takes to go through this process depends upon the selected resolution, internal conversion clock rate, panel voltage stabilization time, precharge and sense times, and whether preprocessing is selected. The time needed to get a complete X and Y coordinate (sample set) reading can be calculated by:

$$t_{\text{COORDINATE}} = \frac{OH1}{f_{\text{OSC}}} + 2 \cdot \left(t_{\text{PVS}} + t_{\text{PRE}} + t_{\text{SNS}} + \frac{OH_{\text{DLY1}}}{f_{\text{OSC}}}\right) + 2 \cdot \left(N \cdot \left((B+2) \cdot \frac{f_{\text{OSC}}}{f_{\text{ADC}}} + OH_{\text{CONV}}\right) \cdot \left(\frac{1}{f_{\text{OSC}}}\right) + \left(\frac{L_{\text{PPRO}}}{f_{\text{OSC}}}\right)\right) \tag{5}$$

#### Where:

t<sub>COORDINATE</sub> = time to complete X/Y coordinate reading.

t<sub>PVS</sub> = panel voltage stabilization time, as given in Table 16.

 $t_{PRF}$  = precharge time, as given in Table 17.

 $t_{SNS}$  = sense time, as given in Table 18.

N = number of measurements for MAV filter input, as given in Table 3 as N.

(For no MAV: M1-0[1:0] = '00', W1-0[1:0] = '00', N = 1.)

B = number of bits of resolution.

f<sub>OSC</sub> = TSC onboard OSC clock frequency. See Electrical Characteristics for supply frequency (SNSVDD).

 $f_{ADC} = A/D$  converter clock frequency, as given in Table 15.

OH1 = overhead time #1 = 2.5 internal clock cycles.

 $OH_{DLY1}$  = total overhead time for  $t_{PVS}$ ,  $t_{PRE}$ , and  $t_{SNS}$  = 10 internal clock cycles.

 $OH_{CONV}$  = total overhead time for A/D conversion = 3 internal clock cycles.

 $L_{PPRO}$  = preprocessor preprocessing time as given in Table 31.



**Table 31. Preprocessing Delay** 

		L <sub>PPRO</sub> =						
M =	W =	FOR B = 12 BIT	FOR B = 10 BIT					
1	1, 4, 8, 16	2	2					
3, 7	1	28	24					
7	3	31	27					
15	1	31	29					
15	3	34	32					
15	7	38	36					




Figure 39. Example of an X and Y Coordinate Touch Screen Scan using TSMode 1

Submit Documentation Feedback



If the pressure of the touch is also to be measured, the process continues in the same way, but measuring the  $Z_1$  and  $Z_2$  values instead, and storing the results in temporary registers. Once the complete sample set of data (X, Y,  $Z_1$ , and  $Z_2$ ) are available, they are loaded in the X, Y,  $Z_1$ , and  $Z_2$  registers. This process is illustrated in Figure 40. As before, this process time depends upon the settings described above. The time for a complete X, Y,  $Z_1$ , and  $Z_2$  coordinate reading is given by:

$$t_{\text{COORDINATE}} = \frac{OH2}{f_{\text{OSC}}} + 3 \cdot \left(t_{\text{PVS}} + t_{\text{PRE}} + t_{\text{SNS}} + \frac{OH_{\text{DLY1}}}{f_{\text{OSC}}}\right) + 4 \cdot \left(N \cdot \left((B+2) \cdot \frac{f_{\text{OSC}}}{f_{\text{ADC}}} + OH_{\text{CONV}}\right) \cdot \left(\frac{1}{f_{\text{OSC}}}\right) + \left(\frac{L_{\text{PPRO}}}{f_{\text{OSC}}}\right)\right) \tag{6}$$

Where:

OH2 = overhead time #2 = 3.5 internal clock cycles.




Figure 40. Example of an X, Y, and Z Coordinate Touch Screen Scan using TSMode 1

#### Conversion Controlled by TSC2004 Initiated by Host (TSMode 2)

In TSMode 2, the TSC2004 detects when the touch panel is touched and causes the internal Pen-Touch signal to activate, which lowers the PINTDAV output if it is programmed as PENIRQ. The host recognizes the interrupt request, and then writes to the A/D Converter Control register to select one of the two touch screen scan functions:

- 1. X-Y-Z Scan (converter function select bits C[3:0] = Control Byte 1 D[6:3] = 0000); or
- 2. X-Y Scan (converter function select bits C[3:0] = Control Byte 1 D[6:3] = 0001).

See Table 7 for more information on the converter function select bits.

The conversion process then proceeds as shown in Figure 41; see the previous sections for more details.

The main difference between this mode and the previous mode is that the host, not the TSC2004, decides when the touch screen scan begins.

The time needed to convert both X and Y coordinates under host control (not including the time needed to send the command over the I<sup>2</sup>C bus) is given by:




Figure 41. Example of an X and Y Coordinate Touch Screen Scan using TSMode 2

Submit Documentation Feedback

CFR2, D[15:14] = 00



#### **Conversion Controlled by Host (TSMode 3)**

In TSMode 3, the TSC2004 detects when the touch panel is touched and causes the internal Pen-Touch signal to be active, which lowers the PINTDAV output if it is programmed as PENIRQ. The host recognizes the interrupt request. Instead of starting a sequence in the TSC2004, which then reads each coordinate in turn, the host must now control all aspects of the conversion. Generally, upon receiving the interrupt request, the host turns on the X drivers. (NOTE: If drivers are not turned on, the device detects this condition and turns them on before the scan starts. This situation is why the event of *Turn On Drivers* is shown as optional in Figure 42 and Figure 43.) After waiting for the settling time, the host then addresses the TSC2004 again, this time requesting an X coordinate conversion.


The process is then repeated for the Y and Z coordinates. The processes are outlined in Figure 42 and Figure 43. Figure 42 shows two consecutive scans on X and Y. Figure 43 shows a single Z scan.

The time needed to convert any single coordinate X or Y under host control (not including the time needed to send the command over the I<sup>2</sup>C bus) is given by:

$$t_{\text{COORDINATE}} = \frac{OH1}{f_{\text{OSC}}} + \left(t_{\text{PRE}} + t_{\text{SNS}} + \frac{OH_{\text{DLY2}}}{f_{\text{OSC}}}\right) + N \cdot \left((B+2) \cdot \frac{f_{\text{OSC}}}{f_{\text{ADC}}} + OH_{\text{CONV}}\right) \cdot \left(\frac{1}{f_{\text{OSC}}}\right) + \left(\frac{L_{\text{PPRO}}}{f_{\text{OSC}}}\right) \tag{8}$$

Where:

 $OH_{DLY2}$  = total overhead time for  $t_{PRE}$  and  $t_{SNS}$  = 6 internal clock cycles.




NOTE: (1) Optional. If not turned on, it will be turned on by the Scan mode, once detected.

Figure 42. Example of X and Y Coordinate Touch Screen Scan using TSMode 3



The time needed to convert any  $Z_1$  and  $Z_2$  coordinate under host control (not including the time needed to send the command over the  $I^2C$  bus) is given by:

$$t_{\text{COORDINATE}} = \frac{OH2}{f_{\text{OSC}}} + \left(t_{\text{PRE}} + t_{\text{SNS}} + \frac{OH_{\text{DLY2}}}{f_{\text{OSC}}}\right) + N \cdot \left((B+2) \cdot \frac{f_{\text{OSC}}}{f_{\text{ADC}}} + OH_{\text{CONV}}\right) \cdot \left(\frac{1}{f_{\text{OSC}}}\right) + \left(\frac{L_{\text{PPRO}}}{f_{\text{OSC}}}\right) \tag{9}$$



NOTE: (1) Optional. If not turned on, it will be turned on by the Scan mode, once detected.

Figure 43. Example of Z<sub>1</sub> and Z<sub>2</sub> Coordinate Touch Screen Scan (without Panel Stabilization Time) using TSMode 3

If the drivers are not turned on before the touch screen scan mode is programmed, the panel stabilization time should be included. In this case, the time needed to convert any single X or Y under host control (not including the time needed to send the command over the  $I^2C$  bus) is given by:




Figure 44. Example of a Z<sub>1</sub> and Z<sub>2</sub> Coordinate Touch Screen Scan (with Panel Stabilization Time) using TSMode 3

Submit Documentation Feedback



The time needed to convert any single coordinate (either X or Y) under host control (not including the time needed to send the command over the I<sup>2</sup>C bus) is given by:

$$t_{\text{COORDINATE}} = \frac{OH1}{f_{\text{OSC}}} + \left(t_{\text{PVS}} + t_{\text{PRE}} + t_{\text{SNS}} + \frac{OH_{\text{DLY1}}}{f_{\text{OSC}}}\right) + N \cdot \left((B+2) \cdot \frac{f_{\text{OSC}}}{f_{\text{ADC}}} + OH_{\text{CONV}}\right) \cdot \left(\frac{1}{f_{\text{OSC}}}\right) + \left(\frac{L_{\text{PPRO}}}{f_{\text{OSC}}}\right) \tag{11}$$




Figure 45. Example of a Single X Coordinate Touch Screen Scan (with Panel Stabilization Time) using TSMode 3



#### **AUXILIARY AND TEMPERATURE MEASUREMENT**

The TSC2004 can measure the voltage from the auxiliary input (AUX) and from the internal temperature sensor. Applications for the AUX can include external temperature sensing, ambient light monitoring for controlling backlighting, or sensing the current drawn from batteries. There are two converter functions that can be used for the measurement of the AUX:

- Non-continuous AUX measurement shown in Figure 46 (converter function select bits C[3:0] = Control Byte 1 D[6:3] = 0101); or
- Continuous AUX Measurement shown in Figure 47 (converter function select bits C[3:0] = Control Byte 1 D[6:3] = 1000).

See Table 7 for more information on the converter function select bits.

There are also two converter functions for the measurement of the internal temperature sensor:

- 1. TEMP1 measurement (converter function select bits C[3:0] = Control Byte 1 D[6:3] = 0110); or
- 2. TEMP2 measurement (converter function select bits C[3:0] = Control Byte 1 D[6:3] = 0111).

See Table 7 for more information on the converter function select bits.

For the detailed calculation of the internal temperature sensor, please see the *Internal Temperature Sensor* section. These two converter functions have the same timing as the non-continuous AUX measurement operation as shown in Figure 46; therefore, Equation 12 can also be used for internal temperature sensor measurement. The time needed to make a non-continuous auxiliary measurement or an internal temperature sensor measurement is given by:

$$t_{\text{COORDINATE}} = \frac{\text{OH3}}{f_{\text{OSC}}} + \text{N} \cdot \left( (\text{B} + 2) \cdot \frac{f_{\text{OSC}}}{f_{\text{ADC}}} + \text{OH}_{\text{CONV}} \right) \cdot \left( \frac{1}{f_{\text{OSC}}} \right) + \left( \frac{L_{\text{PPRO}}}{f_{\text{OSC}}} \right) \tag{12}$$

Where:

OH3 = overhead time #3 = 3.5 internal clock cycles.




Figure 46. Non-Touch Screen, Non-Continuous AUX Measurement

The time needed to make continuous auxiliary measurement is given by:

$$t_{COORDINATE} = \frac{OH3}{f_{OSC}} + N \cdot \left( (B+2) \cdot \frac{f_{OSC}}{f_{ADC}} + OH_{CONV} \right) \cdot \left( \frac{1}{f_{OSC}} \right) + \left( \frac{L_{PPRO}}{f_{OSC}} \right)$$

$$TSC \\ Not Addressed \\ AUX Measurement \\ No Touch \\ Detected \\ ADV Measurement \\ AS \overline{DAV}$$

$$TSC \\ Not Addressed \\ Reading \\ AUX-Data \\ Register \\ TSC \\ Not Addressed \\ Reading \\ AUX-Data \\ Register \\ TSC \\ Not Addressed \\ Reading \\ AUX-Data \\ Register \\ TSC \\ Not Addressed \\ Reading \\ AUX-Data \\ Register \\ AUX Measurement \\ AUX Measuremen$$

Figure 47. Non-Touch Screen, Continuous AUX Measurement

48



#### **LAYOUT**

The following layout suggestions should obtain optimum performance from the TSC2004. However, many portable applications have conflicting requirements for power, cost, size, and weight. In general, most portable devices have fairly clean power and grounds because most of the internal components are very low power. This situation would mean less bypassing for the converter power and less concern regarding grounding. Still, each application is unique and the following suggestions should be reviewed carefully.

For optimum performance, care should be taken with the physical layout of the TSC2004 circuitry. The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections, and digital inputs that occur just prior to latching the output of the analog comparator. Therefore, during any single conversion for an *n*-bit SAR converter, there are *n* windows in which large external transient voltages can easily affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, and high power devices. The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event. The error can change if the external event changes in time with respect to the SCL input.

With this in mind, power to the TSC2004 should be clean and well-bypassed. A  $0.1\mu F$  ceramic bypass capacitor should be added between (SNSVDD to AGND and SNSGND) or (I/OVDD to DGND). A  $0.1\mu F$  decoupling capacitor between VREF to AGND is also needed unless the SNSVDD is used as a reference input and is connected to VREF. These capacitors must be placed as close to the device as possible. A  $1\mu F$  to  $10\mu F$  capacitor may also be needed if the impedance of the connection between SNSVDD and the power supply is high. The I/OVDD needs to be shorted to the same supply plane as the SNSVDD. Short both SNSVDD and I/OVDD to the analog VDD plane.

The A/D converter architecture offers no inherent rejection of noise or voltage variation in regards to using an external reference input, which is of particular concern when the reference input is tied to the power supply for auxiliary input and temperature measurements. Any noise and ripple from the supply appears directly in the digital results. While high-frequency noise can be filtered out by the built-in MAV filter, voltage variation as a result of line frequency (50Hz or 60Hz) can be difficult to remove. Some package options have pins labeled as NC (no connection). It is recommended that these NC pins be connected to the ground plane. Avoid any active trace going under the analog pins listed in the *Pin Assignments* table, unless they are shielded by a ground or power plane.

All GND (AGND, DGND, SUBGND and SNSGND) pins should be connected to a clean ground point. In many cases, this point is the analog ground. Avoid connections that are too near the grounding point of a microcontroller or digital signal processor. If needed, run a ground trace directly from the converter to the power-supply entry or battery connection point. The ideal layout includes an analog ground plane dedicated to the converter and associated analog circuitry.

In the specific case of use with a resistive touch screen, care should be taken with the connection between the converter and the touch screen. Because resistive touch screens have fairly low resistance, the interconnection should be as short and robust as possible. Loose connections can be a source of error when the contact resistance changes with flexing or vibrations.

As indicated previously, noise can be a major source of error in touch-screen applications (for example, applications that require a back-lit LCD panel). This electromagnetic interfence (EMI) noise can be coupled through the LCD panel to the touch screen and cause flickering of the converted A/D converter data. Several things can be done to reduce this error, such as using a touch screen with a bottom-side metal layer connected to ground, which couples the majority of noise to ground. Another way to filter out this type of noise is by using the TSC2004 built-in MAV filter (see the *Preprocessing* section). Filtering capacitors, from Y+, Y-, X+, and X- to ground, can also help. Note, however, that the use of these capacitors increases screen settling time and requires longer panel voltage stabilization times, and also increases precharge and sense times for the  $\overline{\text{PINTADV}}$  circuitry of the TSC2004. The resistor value varies depending on the touch screen sensor used. The internal  $50\text{k}\Omega$  pull-up resistor ( $R_{\text{IRQ}}$ ) may be adequate for most of sensors.



# **Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (Februa	ry 2008) to Revision E	Page
Changed air gap discharge from	18kV to 25kV in the ESD protection discharge sub-bullets of Features	1
• Deleted "Target" from the ESD p	rotection discharge sub-bullets of Features	1
• Changed IEC air discharge in the	e Absolute Maximum Ratings from ±18 to ±25	2
• Changed resistance ratio from 80	O to 91	17
• Changed resistance ratio from 80	O to 91	17
Changed T factor from 2.648 to 2	2.573	17
Changes from Revision C (Octobe	er 2007) to Revision D	Page
Deleted references to WCSP page.	ckage availability	1
• Changed HBM ESD protection fr	om 6kV to 8kV in Features bullet	1
• Changed clock frequency for SN	SVDD = 1.2V from 3.3 to 3.2	3
• Changed clock frequency (for SN	NSVDD = 1.6V) min value from 3.6 to 3.3 and typ value from 3.9 to 3.7	3
• Added SNSVDD = I/OVDD = V <sub>RB</sub>	EF = 1.6V condition to power-down supply current	3
• Changed power-down supply cui	rrent typ value from 0 to 0.023	3
Changed Figure 9		10
• Changed Equation 8; moved par	en	45
• Changed Equation 9; moved par	en	46
• Changed Equation 10; moved pa	aren	46
• Changed Equation 11; moved pa	aren	47
• Changed Equation 12; moved pa	aren	48
• Changed Equation 13; moved pa	aren	48





10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TSC2004IRTJR	ACTIVE	QFN	RTJ	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TSC 2004I	Samples
TSC2004IRTJT	ACTIVE	QFN	RTJ	20	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TSC 2004I	Samples
TSC2004IRTJTG4	ACTIVE	QFN	RTJ	20	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TSC 2004I	Samples
TSC2004IYZKR	ACTIVE	DSBGA	YZK	24	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TSC2004I	Samples
TSC2004IYZKT	ACTIVE	DSBGA	YZK	24	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TSC2004I	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Sep-2024

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TSC2004IRTJR	QFN	RTJ	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TSC2004IRTJT	QFN	RTJ	20	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TSC2004IYZKR	DSBGA	YZK	24	3000	180.0	8.4	2.75	2.75	0.81	4.0	8.0	Q1
TSC2004IYZKT	DSBGA	YZK	24	250	180.0	8.4	2.75	2.75	0.81	4.0	8.0	Q1



www.ti.com 25-Sep-2024




#### \*All dimensions are nominal

7 th difference are freshman							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TSC2004IRTJR	QFN	RTJ	20	3000	356.0	356.0	35.0
TSC2004IRTJT	QFN	RTJ	20	250	210.0	185.0	35.0
TSC2004IYZKR	DSBGA	YZK	24	3000	210.0	185.0	35.0
TSC2004IYZKT	DSBGA	YZK	24	250	210.0	185.0	35.0

4 x 4, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# DATA BOOK PACKAGE OUTLINE

LEADFRAME EXAMPLE 4222370

DRAFTSMAN: H. DENG	DATE: 09/12/2016	DIMENSIONS IN MILLIMETERS
DESIGNER: H. DENG	DATE: 09/12/2016	TEXAS INSTRUMENTS  CODE IDENTITY NUMBER  OLIVER  OLIVE
CHECKER: V. PAKU & T. LEQUANG	DATE: 09/12/2016	SEMICONDUCTOR OPERATIONS 01295
ENGINEER: T. TANG	DATE: 09/12/2016	ePOD, RTJ0020D / WQFN,
APPROVED: E. REY & D. CHIN	DATE: 10/06/2016	20 PIN, 0.5 MM PITCH
RELEASED: WDM	DATE: 10/24/2016	
TEMPLATE INFO: EDGE# 4218519	DATE: 04/07/2016	15X A 4219125 Rev AGE 1 of 5

PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..

		REVISION	IS			
REV	DESCRIPTION		ECR		ENGINEER / DRAFT	
Α	RELEASE NEW DRAWING		2160736	10/24/2016	T. TANG / H. DE	
		SCALE SIZE		4040405	REV	PAGE
		NTS A		4219125	A	5 OF 5

# YZK (S-XBGA-N24)

# DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated