







**TSER953** SNLS696C - APRIL 2021 - REVISED JULY 2024

# TSER953 4.16-Gbps V<sup>3</sup>Link Serializer With MIPI CSI-2 Interface for High-Speed, High-Resolution Cameras, RADAR, and Other Sensors

#### 1 Features

- 4.16Gbps grade serializer supports high-speed sensors including full HD 1080p 2.3MP 60fps and 4MP 30fps imagers
- Low (0.28W typical) power consumption
- IEC 61000-4-2 ESD compliant
- Power-over-Coax (PoC) compatible transceiver
- D-PHY v1.2 and CSI-2 v1.3 compliant system interface
  - Up to 4 data lanes at 832Mbps per each lane
  - Supports up to four virtual channels
- Precision multi-camera clocking and synchronization
- Flexible programmable output clock generator
- Advanced data protection and diagnostics including CRC data protection, sensor data integrity check, I2C write protection, voltage and temperature measurement, programmable alarm, and line fault detection
- Supports Single-ended coaxial or shielded-twistedpair (STP) cable
- Ultra-low latency bidirectional I<sup>2</sup>C and GPIO control channel enables ISP control from ECU
- Single 1.8V power supply
- Compatible with TDES954 and TDES960 deserializers
- Wide temperature range: -20°C to 85°C
- Small 5mm × 5mm VQFN package and PoC solution size for compact camera module designs

### 2 Applications

- **Appliances**
- Video surveillance
- Elevators and escalators
- Industrial robots
- Machine vision
- Patient monitoring and diagnostics
- **Imaging**

### 3 Description


The TSER953 serializer is part of TI's V<sup>3</sup>Link device family designed to support high-speed raw data sensors including 2.3MP imagers at 60fps and as well as 4MP, 30fps cameras, satellite RADAR, LIDAR, and Time-of-Flight (ToF) sensors. The device delivers a 4.16-Gbps forward channel and an ultralow latency, 50-Mbps bidirectional control channel and supports power over a single coax (PoC) or STP cable. The TSER953 features advanced data protection and diagnostic features to support highspeed data transmission for various applications, such as robotics and automation, medical imaging, and security or surveillance, while streamlining design in industrial and medical camera applications. Together with a companion deserializer, the TSER953 delivers precise multi-camera sensor clock and sensor synchronization.

The serializer comes in a small 5mm × 5mm VQFN package for space-constrained sensor applications.

#### **Device Information**

PART NUMBER	PACKAGE (1)	BODY SIZE (NOM)(2)		
TSER953	VQFN (32)	5.00mm × 5.00mm		

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.



**Typical Application** 



# **Table of Contents**

1 Features1	6.5 Programming	26
2 Applications1	6.6 Pattern Generation	
3 Description1	6.7 Register Maps	32
4 Pin Configuration and Functions3	7 Application and Implementation	
5 Specifications6	7.1 Application Information	66
5.1 Absolute Maximum Ratings6	7.2 Typical Applications	69
5.2 ESD Ratings6	7.3 Power Supply Recommendations	70
5.3 Recommended Operating Conditions7	7.4 Layout	73
5.4 Thermal Information7	8 Device and Documentation Support	76
5.5 Electrical Characteristics8	8.1 Documentation Support	76
5.6 Recommended Timing for the Serial Control Bus 11	8.2 Receiving Notification of Documentation Updates	76
5.7 Timing Diagrams12	8.3 Support Resources	76
5.8 Typical Characteristics12	8.4 Trademarks	76
6 Detailed Description13	8.5 Electrostatic Discharge Caution	76
6.1 Overview13	8.6 Glossary	76
6.2 Functional Block Diagram13	9 Revision History	76
6.3 Feature Description	10 Mechanical, Packaging, and Orderable Information	78



# **4 Pin Configuration and Functions**




Figure 4-1. RHB Package 32-Pin VQFN Top View

**Table 4-1. Pin Functions** 

PIN NAME NO.		- 1/0	DESCRIPTION					
		1/0	DESCRIPTION					
CSI INTERFACE								
CSI_CLKP	5	I, DPHY	CSI-2 clock input pins. Connect to a CSI-2 clock source with matched $100\Omega~(\pm 5\%)$					
CSI_CLKN	6	I, DPHY	npedance interconnects.					
CSI_D0P	3	I, DPHY						
CSI_D0N	4	I, DPHY						
CSI_D1P	1	I, DPHY						
CSI_D1N	2	I, DPHY	CSI-2 data input pins. Connect to a CSI-2 data sources with matched 100Ω (±5%)					
CSI_D2P	31	I, DPHY	impedance interconnects. If unused, these pins may be left floating.					
CSI_D2N	32	I, DPHY						
CSI_D3P	29	I, DPHY						
CSI_D3N	30	I, DPHY						
SERIAL CONTRO	OL INTERFACE							
I2C_SDA	23	OD	I2C Data and Clock Pins. Pulled up to either 1.8V or 3.3V supply rail depending on IDX					
I2C_SCL	24	OD	setting. See <i>I2C Interface Configuration</i> for further details on the I2C implementation of the device. Documentation is also available to aid with I2C pullup resistor calculation (SLVA689).					

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



### **Table 4-1. Pin Functions (continued)**

PIN			Table 4-1. Fill Fullctions (continued)			
NAME	NO.	I/O	DESCRIPTION			
CONFIGURATION	and CONTRO	L				
RES0	7	I	Reserved pin – Connect to GND			
RES1	22	I	Reserved pin – Do not connect (leave floating)			
PDB	8	I, PD	Power-down inverted Input Pin. Internal $1M\Omega$ pulldown. Typically connected to processor GPIO with pull down. When PDB input is brought HIGH, the device is enabled and internal register and state machines are reset to default values. Asserting PDB signal low will power down the device and consume minimum power. The default function of this pin is PDB = LOW; POWER DOWN. PDB should remain low until after power supplies are applied and reach minimum required levels. See <i>Power Down (PDB)</i> for further details on the function of PDB. <b>PDB INPUT IS NOT 3.3V TOLERANT</b> . PDB = 1.8V, device is enabled (normal operation) PDB = 0, device is powered down.			
MODE	21	I, S	Mode select configuration input. Default operational mode will be strapped at start-up based on the MODE input voltage when PDB transitions LOW to HIGH. Typically connected to voltage divider through external pullup to VDD18 and pulldown to GND applying an appropriate bias voltage. See MODE for details.			
CLK_OUT/IDX	19	I/O, S	IDX pin sets the I2C pullup voltage and device address; connect to external pullup to VDD and pulldown to GND to create a voltage divider. When PDB transitions LOW to HIGH, the strap input voltage is sensed at the CLOCK_OUT/IDX pin to determine functionality and then converted to CLK_OUT. See <i>I2C Interface Configuration</i> for details. If CLK_OUT is used, the minimum resistance on the pin is 35kΩ. If unused, CLK_OUT/IDX may be tied to GND.			
V <sup>3</sup> LINK INTERFAC	E					
DOUT-	13	I/O	V <sup>3</sup> Link Input/Output pins. These pins must be AC-coupled. See Figure 7-3 and Figure 7-4 for			
DOUT+	14	I/O	typical connection diagrams and Table 7-3 for recommended capacitor values.			
POWER AND GRO	UND					
VDDD_CAP	26	D, P	A connection for an internal analog regulator decoupling capacitor. Typically connected to $10\mu\text{F},0.1\mu\text{F}$ , and $0.01\mu\text{F}$ capacitors to GND. Do not connect to an external supply rail. See <i>Typical Application</i> for more details.			
VDDDRV_CAP	15	D, P	A connection for an internal analog regulator decoupling capacitor. Typically connected to 10μF, 0.1μF, and 0.01μF capacitors to GND. Do not connect to an external supply rail. See <i>Typical Application</i> for more details.			
VDDPLL_CAP	10	D, P	A connection for an internal analog regulator decoupling capacitor. Typically connected to 10μF, 0.1μF, and 0.01μF capacitors to GND. Do not connect to an external supply rail. See <i>Typical Application</i> for more details.			
VDDD	25	Р	1.8V (±5%) Power Supply pin. Typically connected to 1µF and 0.01µF capacitors to GND.			
VDDDRV	16	Р	1.8V (±5%) Analog Power Supply pin. Typically connected to 1µF and 0.01µF capacitors to GND.			
VDDPLL	11	Р	1.8V (±5%) Analog Power Supply pin. Typically connected to 1µF and 0.01µF capacitors to GND.			
GND	DAP	G	DAP is the large metal contact at the bottom side, located at the center of the VQFN package. Connect to the ground plane (GND).			
LOOP FILTER						
LPF1	9	Р	Loop Filter 1: Connect as described in Section 7.2.2.4.			
LPF2	12	Р	Loop Filter 2: Connect as described in Section 7.2.2.4.			
CLOCK INTERFAC	E AND GPIO					
GPIO_0	17	I/O, PD	General-Purpose Input/Output pins. These pins can also be configured to sense the voltage			
GPIO_1	18	I/O, PD	at their inputs. See <i>Voltage and Temperature Sensing</i> . At power up, these GPIO pins default to inputs with a $300k\Omega$ (typical) internal pulldown resistor. These pins may be left floating if unused, but TI recommends to set the GPIOx_INPUT_EN to 0 to disable the pins. See <i>Section 6.3.6</i> for programmability.			
CLOCK INTERFACE GPIO_0	12 EE AND GPIO 17	P I/O, PD	Loop Filter 2: Connect as described in Section 7.2.2.4.  General-Purpose Input/Output pins. These pins can also be configured to sense the at their inputs. See Voltage and Temperature Sensing. At power up, these GPIO pin to inputs with a 300kΩ (typical) internal pulldown resistor. These pins may be left floif unused, but TI recommends to set the GPIOx_INPUT_EN to 0 to disable the pins.			

**Table 4-1. Pin Functions (continued)** 

PIN		1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
GPIO_2	27	I/O, PD	General-Purpose Input/Output pins. At power up, these GPIO pins default to inputs with a
GPIO_3	28	I/O, PD	300kΩ (typical) internal pulldown resistor. These pins may be left floating if unused, but TI recommends to set the GPIOx_INPUT_EN to 0 to disable the pins. See <i>Section 6.3.6</i> for programmability.
CLKIN	20	I	Reference Clock Input pin. If operating in non-sync external clock mode, connect this pin to a local clock source. If unused (like other clocking modes), this pin may be left open. See Table 6-8 for more information on clocking modes.



# **5 Specifications**

### **5.1 Absolute Maximum Ratings**

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	PIN OR FREQUENCY	MIN	MAX	UNIT
Supply voltage, VDD	VDDD, VDDDRV, VDDPLL	-0.3	2.16	V
Input voltage	GPIO[3:0], PDB, CLKIN, IDX, MODE, CSI_CLKP/N, CSI_D0P/N, CSI_D1P/N, CSI_D2P/N, CSI_D3P/N	-0.3	V <sub>DD</sub> + 0.3	V
V <sup>3</sup> Link output voltage	DOUT+, DOUT-	-0.3	1.21	V
Open-drain voltage	I2C_SDA, I2C_SCL	-0.3	3.96	V
Junction temperature, T <sub>J</sub>			150	°C
Storage termperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 5.2 ESD Ratings

				VALUE	UNIT
V <sub>(ESD)</sub>		Human body model (HBM) ESD	All pins except Media Dependent Interface Pins	±4000	V
			Media Dependent Interface Pins	±4000	V
		Charged-device model (CDM) ESD Classification Level C6		±1500	V
V <sub>(ESD)</sub>	Electrostatic discharge	IEC 04000 4 0	Contact Discharge (DOUT+ and DOUT-)	±8000	V
	$R_D=330\Omega,C_S=150\text{pF}$ $ISO~10605$ $R_D=330\Omega,C_S=150\text{pF}~\text{and}~330\text{pF}$ $R_D=2k\Omega,C_S=150\text{pF}~\text{and}~330\text{pF}$	$R_D = 330\Omega$ , $C_S = 150pF$	Air Discharge (DOUT+ and DOUT-)	±18000	V
		Contact Discharge (DOUT+ and DOUT-)	±8000	V	
			Air Discharge (DOUT+ and DOUT-)	±18000	V

1. HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### **5.3 Recommended Operating Conditions**

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply voltage	VDD (VDDD, VDDDRV, VDDPLL)	1.71	1.8	1.89	V
Open-drain voltage	I2C_SDA, I2C_SCL = V <sub>(I2C)</sub>	1.71		3.6	V
Operating free-air temperature (T <sub>A</sub> )		-20	25	85	°C
Temperature ramp down final temperature (Ts = starting temperature) $^{(3)}$	10°C < Ts ≤ 85°C	-10			°C
Temperature ramp down final temperature (Ts = starting temperature) <sup>(3)</sup>	Ts ≤ 10°C	Ts-20			°C
Mipi data rate (per CSI-2 lane)		80		832	Mbps
Reference clock input frequency		25		104	MHz
Local I <sup>2</sup> C frequency (f <sub>I2C</sub> )				1	MHz
Supply noise <sup>(4)</sup>	VDD (VDDD, VDDDRV, VDDPLL)			25	$mV_{p-p}$
Differential cumply maior between DOLITy and DOLIT	f = 10kHz - 50MHz (coax mode only)			25	$mV_{p-p}$
Differential supply noise between DOUT+ and DOUT- (PSR)	f = 30Hz, 10-90% Rise/Fall Time > 100μs (coax mode only)			25	$mV_{p-p}$
Input clock jitter for non-synchronous mode (t <sub>JIT</sub> )	CLKIN			0.05	UI_CLK_I N <sup>(2)</sup>
Back channel input jitter (t <sub>JIT-BC</sub> )	DOUT+, DOUT-			0.4	UI_BC(1)

- (1) The back channel unit interval (UI\_BC) is 1/(BC line-rate). For example, the typical UI\_BC is 1/100MHz = 10ns. If the jitter tolerance is 0.4 UI, convert the jitter in UI to seconds using this equation: 10ns × 0.4 UI = 4ns
- (2) Non-synchronous mode For a given clock, the UI is defined as 1/clock\_freq. For example when the clock = 50Mhz, the typical UI\_CLK\_IN is 1/50MHz = 20ns.
- (3) Temperature ramp down final temperature for continuous PLL lock using software configuration. Refer to Section 9.1.1 System Initialization on device configuration.
- (4) DC 50MHz

#### **5.4 Thermal Information**

		TSER953	
	THERMAL METRIC <sup>(1)</sup>	RHB (VQFN)	UNIT
		32 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	31.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	10.9	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	20	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	10.9	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Copyright © 2024 Texas Instruments Incorporated



#### 5.5 Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

	PARAMETER	TEST CONDITIONS	PIN OR FREQUENCY	MIN	TYP	MAX	UNIT
POWER C	ONSUMPTION						
I <sub>DD_TOTAL</sub>		416MHz CSI Input Clock, 4 Lane Mode,	VDDPLL, VDDD, VDDDRV		160	225	
I <sub>DDPLL</sub>	Supply current	Checkerboard Pattern	VDDPLL		55	80	mA
$I_{DDD}$			VDDD		45	70	
I <sub>DDDRV</sub>			VDDDRV		60	75	
1.8V LVCN	MOS I/O (VDD) = 1.71V to 1	.89V)					
V <sub>OH</sub>	High level output voltage	I <sub>OH</sub> = -4 mA	GPIO[3:0], CLK_OUT	V <sub>(VDD)</sub> – 0.45		$V_{(VDD)}$	V
$V_{OL}$	Low level output voltage	I <sub>OL</sub> = +4 mA	GPIO[3:0], CLK_OUT	GND		0.45	V
V <sub>IH</sub>	High level input voltage		GPIO[3:0], PDB, CLKIN	V <sub>(VDD)</sub> × 0.65		V <sub>(VDD)</sub>	V
V <sub>IL</sub>	Low level input voltage		GPIO[3:0], PDB, CLKIN	GND		V <sub>(VDD)</sub> × 0.35	V
I <sub>IH</sub>	Input high current	$V_{IN} = V_{(VDD)}$	GPIO[3:0], PDB, CLKIN			20	μΑ
I <sub>IL</sub>	Input low current	V <sub>IN</sub> = GND	GPIO[3:0], PDB, CLKIN	-20			μA
I <sub>OS</sub>	Output short-circuit current	V <sub>OUT</sub> = 0V			-36		mA
I <sub>OZ</sub>	TRI-STATE output current	V <sub>OUT</sub> = V <sub>(VDD)</sub> , V <sub>OUT</sub> = GND	GPIO[3:0], CLK_OUT			±20	μA
C <sub>IN</sub>	Input capacitance				5		pF
V <sup>3</sup> LINK IN	PUT/OUTPUT						
V <sub>IN-BC</sub>	Single-ended input voltage	Coaxial configuration, $50\Omega$ , maximum cable length	DOUT+, DOUT-	120			m)/
V <sub>ID-BC</sub>	Differential input voltage	STP configuration, $100\Omega$ , maximum cable length	DOUT+, DOUT-	240			mV
_	Forward channel eye	Coaxial configuration, V <sup>3</sup> Link forward channel = 4.16Gbps	DOUT+, DOUT-		425		
V <sub>IN-BC</sub> V <sub>ID-BC</sub> E <sub>H-FC</sub>	height	STP configuration, V <sup>3</sup> Link forward channel = 4.16Gbps	DOUT+, DOUT-		850		mVp-p
t <sub>TR-FC</sub>	Forward channel output transition time	V <sup>3</sup> Link forward channel = 4.16Gbps; 20% to 80%	DOUT+, DOUT-		65		ps
	Forward channel output	Synchronous mode, measured with f/15 – 3dB CDR Loop BW	DOUT+, DOUT-		0.21		
t <sub>JIT-FC</sub>	jitter	Non-synchronous mode, measured with f/15  –3dB CDR Loop BW	DOUT+, DOUT-		0.22		UI
f <sub>REF</sub>	Internal reference frequency	Non-synchronous internal clocking mode		24.2		25.5	MHz
V <sup>3</sup> LINK DI	RIVER SPECIFICATIONS (I	DIFFERENTIAL)		1			
V <sub>ODp-p</sub>	Output differential voltage	R <sub>L</sub> = 100Ω	DOUT+, DOUT-	1040	1150	1340	mV <sub>p-p</sub>
ΔV <sub>OD</sub>	Output voltage imbalance		DOUT+, DOUT-		5	24	mV



### **5.5 Electrical Characteristics (continued)**

Over recommended operating supply and temperature ranges unless otherwise specified.

	PARAMETER	TEST CONDITIONS	PIN OR FREQUENCY	MIN	TYP	MAX	UNIT
V <sub>OS</sub>	Output differential offset voltage		DOUT+, DOUT-		575		mV
ΔV <sub>OS</sub>	Offset voltage imbalance		DOUT+, DOUT-		2		mV
I <sub>OS</sub>	Output short-circuit current	DOUT = 0V	DOUT+, DOUT-		-22		mA
R <sub>T</sub>	Internal termination resistance	Between DOUT+ and DOUT-	DOUT+, DOUT-	80	100	120	Ω
V <sup>3</sup> LINK DR	RIVER SPECIFICATIONS (S	SINGLE-ENDED)					
V <sub>OUT</sub>	Output single-ended voltage	$R_L = 50\Omega$	DOUT+, DOUT-	520	575	670	mV <sub>p-p</sub>
los	Output short-circuit current	DOUT = 0V	DOUT+, DOUT-		-22		mA
R <sub>T</sub>	Single-ended termination resistance		DOUT+, DOUT-	40	50	60	Ω
VOLTAGE	AND TEMPERATURE SEN	ISING					
V <sub>ACC</sub>	Voltage accuracy	See Voltage and Temperature Sensing	GPIO[1:0]		±1		LSB
T <sub>ACC</sub>	Temperature accuracy	See Voltage and Temperature Sensing		,	±1		LSB
CSI-2 HS II	NTERFACE DC SPECIFICA	ATIONS					
V <sub>CMRX(DC)</sub>	Common-mode voltage HS receive mode		CSI_D3P/N, CSI_D2P/N, CSI_D1P/N, CSI_D0P/N, CSI_CLKP/N	70		330	mV
$V_{IDTH}$	Differential input high threshold		CSI_D3P/N, CSI_D2P/N, CSI_D1P/N, CSI_D0P/N, CSI_CLKP/N			70	mV
$V_{IDTL}$	Differential input low threshold		CSI_D3P/N, CSI_D2P/N, CSI_D1P/N, CSI_D0P/N, CSI_CLKP/N	-70			mV
$Z_{ID}$	Differential input impedance		CSI_D3P/N, CSI_D2P/N, CSI_D1P/N, CSI_D0P/N, CSI_CLKP/N	80	100	125	Ω
CSI-2 HS II	NTERFACE AC SPECIFICA	ATIONS					
t <sub>HOLD</sub>	Data to clock setup time		CSI_D3P/N, CSI_D2P/N, CSI_D1P/N, CSI_D0P/N, CSI_CLKP/N	0.15			UI
t <sub>SETUP</sub>	Data to clock hold time		CSI_D3P/N, CSI_D2P/N, CSI_D1P/N, CSI_D0P/N, CSI_CLKP/N	0.15			UI



### **5.5 Electrical Characteristics (continued)**

Over recommended operating supply and temperature ranges unless otherwise specified.

	PARAMETER	TEST CONDITIONS	PIN OR FREQUENCY	MIN	TYP	MAX	UNIT
CSI-2 LP	INTERFACE DC SPECIFIC	ATIONS					
V <sub>IH</sub>	Logic high input voltage		CSI_D3P/N, CSI_D2P/N, CSI_D1P/N, CSI_D0P/N, CSI_CLKP/N	880	790		mV
V <sub>IL</sub>	Logic low input voltage		CSI_D3P/N, CSI_D2P/N, CSI_D1P/N, CSI_D0P/N, CSI_CLKP/N		710	550	mV
V <sub>HYST</sub>	Input hysteresis		CSI_D3P/N, CSI_D2P/N, CSI_D1P/N, CSI_D0P/N, CSI_CLKP/N	25	75		mV
LVCMOS	S I/O						
t <sub>CLH</sub>	LVCMOS low-to-high transition time	V <sub>(VDD)</sub> = 1.71 to 1.89V	GPIO[3:0]		2		ns
t <sub>CHL</sub>	LVCMOS high-to-low transition time	V <sub>(VDD)</sub> = 1.71 to 1.89V	GPIO[3:0]		2		ns
t <sub>PDB</sub>	PDB reset pulse width	Voltage supplies applied and stable	PDB	3			ms
SERIAL	CONTROL BUS						
V <sub>IH</sub>	Input high level		I2C_SCL, I2C_SDA	0.7 × V <sub>(I2C)</sub>		V <sub>(I2C)</sub>	mV
V <sub>IL</sub>	Input low level		I2C_SCL, I2C_SDA	GND		0.3 × V <sub>(I2C)</sub>	mV
V <sub>HY</sub>	Input hysteresis		I2C_SCL, I2C_SDA		>50		mV
		V <sub>(I2C)</sub> < 2V, I <sub>OL</sub> = 3mA, Standard-mode/Fast-mode	I2C_SCL, I2C_SDA	0		0.2 × V <sub>(I2C)</sub>	V
	Outrot lave lave	V <sub>(I2C)</sub> < 2V, I <sub>OL</sub> = 20mA, Fast-mode plus	I2C_SCL, I2C_SDA	0		0.2 × V <sub>(I2C)</sub>	V
V <sub>OL</sub>	Output low level	V <sub>(l2C)</sub> > 2V, I <sub>OL</sub> = 3mA, Standard-mode/Fast-mode	I2C_SCL, I2C_SDA	0		0.4	V
		V <sub>(I2C)</sub> > 2V, I <sub>OL</sub> = 20mA, Fast-mode plus	I2C_SCL, I2C_SDA	GCL, 0 0.4	0.4	V	
I <sub>IH</sub>	Input high current	$V_{IN} = V_{(I2C)}$	I2C_SCL, I2C_SDA	-10		10	μA
I <sub>IL</sub>	Input low current	V <sub>IN</sub> = 0V	I2C_SCL, I2C_SDA	-10		10	μA
C <sub>IN</sub>	Input capacitance		I2C_SCL, I2C_SDA		5		pf



# 5.6 Recommended Timing for the Serial Control Bus

Over I<sup>2</sup>C supply and temperature ranges unless otherwise specified.

			MIN	TYP MA	K UNIT
		Standard-mode	>0	10	0 kHz
f <sub>SCL</sub>	SCL Clock Frequency	Fast-mode	>0	40	0 kHz
		Fast-mode Plus	>0		1 MHz
		Standard-mode	4.7		μs
$t_{LOW}$	SCL Low Period	Fast-mode	1.3		μs
		Fast-mode Plus	0.5		μs
t <sub>HIGH</sub>		Standard-mode	4.0		μs
	SCL High Period	Fast-mode	0.6		μs
		Fast-mode Plus	0.26		μs
		Standard-mode	4.0		μs
HD;STA	Hold time for a start or a repeated start condition	Fast-mode	0.6		μs
	Condition	Fast-mode Plus	0.26		μs
		Standard-mode	4.7		μs
t <sub>SU;STA</sub>	Set up time for a start or a repeated start condition	Fast-mode	0.6		μs
•	Condition	Fast-mode Plus	0.26		μs
		Standard-mode	0		μs
t <sub>HD;DAT</sub>	Data hold time	Fast-mode	0		μs
		Fast-mode Plus	0		μs
t <sub>SU;DAT</sub>		Standard-mode	250		ns
	Data set up time	Fast -mode	100		ns
		Fast-mode Plus	50		ns
t <sub>su;sto</sub>		Standard-mode	4.0		μs
	Set up time for STOP condition	Fast-mode	0.6		μs
-, -		Fast-mode Plus	0.26		μs
		Standard-mode	4.7		μs
BUF	Bus free time between STOP and START	Fast-mode	1.3		μs
		Fast-mode Plus	0.5		μs
		Standard-mode		100	0 ns
t <sub>r</sub>	SCL & SDA rise time	Fast-mode		30	0 ns
		Fast-mode Plus		12	0 ns
		Standard-mode		30	0 ns
f	SCL & SDA fall time	Fast-mode		30	0 ns
		Fast-mode Plus		12	0 ns
		Standard-mode		40	0 pF
C <sub>b</sub>	Capacitive load for each bus line	Fast-mode		40	-
		Fast-mode Plus		55	<u> </u>
		Standard-mode		3.4	· ·
VD:DAT	Data valid time	Fast-mode		0.	· ·
. 5.5/ ()		Fast-mode Plus		0.4	· ·
		Standard-mode		3.4	· ·
t <sub>VD;ACK</sub>	Data vallid acknowledge time	Fast-mode		0.	· ·
· D,AON	<u></u>	Fast-mode Plus		0.4	· ·



### 5.6 Recommended Timing for the Serial Control Bus (continued)

Over I<sup>2</sup>C supply and temperature ranges unless otherwise specified.

			MIN	TYP	MAX	UNIT
+	Input filter	Fast-mode			50	ns
ISP	Input filter	Fast-mode Plus			50	ns



Figure 5-1. LVCMOS Transition Times




Figure 5-2. I<sup>2</sup>C Serial Control Bus Timing

# **5.8 Typical Characteristics**




Figure 5-3. Eye Diagram at 4-Gbps  ${\rm V}^3{\rm Link}$  Forward Channel Rate From Serializer Output



### 6 Detailed Description


#### 6.1 Overview

The TSER953 serializes data from high-resolution image sensors or other sensors using the MIPI CSI-2 interface. The serializer is optimized to interface with the TDES954 deserializer (dual hub), the TDES960 deserializer (quad hub), as well as other future V³Link deserializers. The interconnect between the serializer and the deserializer can be either a coaxial cable or shielded-twisted pair (STP) cable. The TSER953 was designed to support multi-sensor systems such as surround view, and as such has the ability to synchronize sensors through the TDES954 and TDES960 hubs.

The TSER953 serializer and companion deserializer incorporate an I<sup>2</sup>C-compatible interface. The I<sup>2</sup>C-compatible interface allows programming of serializer or deserializer devices from a local host controller. In addition, the devices incorporate a bidirectional control channel (BCC) that allows communication between the serializer and deserializer, as well as between remote I<sup>2</sup>C target devices.

The bidirectional control channel (BCC) is implemented through embedded signaling in the high-speed forward channel (serializer to deserializer), combined with lower speed signaling in the reverse channel (deserializer to serializer). Through this interface, the BCC provides a mechanism to bridge I<sup>2</sup>C transactions across the serial link from one I<sup>2</sup>C bus to another.

### 6.2 Functional Block Diagram



Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

#### **6.3 Feature Description**

The TSER953 V<sup>3</sup>Link serializer is designed to support high-speed raw data sensors including 2-MP imagers at 60fps, as well as 4-MP and 30fps cameras, satellite RADAR, LIDAR, and time of flight (ToF) cameras. The chip features a forward channel capable of up to 4.16 Gbps, as well as an ultra-low latency 50-Mbps bidirectional control channel. The transmission of the forward channel, bidirectional control channel, and power is supported over coaxial (Power-over-Coax) or STP cables. The TSER953 features advanced data protection and diagnostic features to support high-speed data transmission for various applications, such as robotics and automation, medical imaging, and security or surveillance, while streamlining design in industrial and medical camera applications. Together with a companion deserializer, the TSER953 delivers precise multi-camera sensor clock and sensor synchronization.

#### 6.3.1 CSI-2 Receiver

The TSER953 receives CSI-2 video data from the sensor. During CSI-2 operation, the D-PHY consists of a clock lane and one or more data lanes. The TSER953 is a target device and only supports unidirectional lane in the forward direction. Low Power Escape mode is not supported.

#### 6.3.1.1 CSI-2 Receiver Operating Modes

During normal operation a data lane will be in either control or high-speed mode. In high-speed mode, the data transmission happens in a burst and starts and ends at a stop state (LP-11). There is a transition state to take the D-PHY from a normal mode to the low-power state.

The sequence to enter high-speed mode is: LP-11, LP-01, LP-00. After the sequence is entered, the data lane remains in high-speed mode until a stop state (LP-11) is received.

#### 6.3.1.2 CSI-2 Receiver High-Speed Mode

During high-speed data transmission, the digital D-PHY will enable termination signal to allow proper termination of the HS RX of the Analog D-PHY, and the LP RX should stay at LP-00 state. Both CSI-2 data lane and clock lane operate in the same manner. The TSER953 supports both CSI-2 continuous and non-continuous clock lane modes which must be set using register 0x02[6] and should follow the image sensor clock mode. In the continuous clock lane mode, the clock lane remains in high-speed mode.

### 6.3.1.3 CSI-2 Protocol Layer

There are two different types of CSI-2 packets: a short packet and a long packet. Short packets have information such as the frame start/ line start, and long packets carry the data after the frame start is asserted. Figure 6-1 shows the structure of the CSI-2 protocol layer with short and long packets. The TSER953 supports 1, 2, and 4 lane configurations.

#### DATA:





Figure 6-1. CSI-2 Protocol Layer With Short and Long Packets

#### 6.3.1.4 CSI-2 Short Packet

The short packet provides frame or line synchronization. Figure 6-2 shows the structure of a short packet. A short packet is identified by data types 0x00 to 0x0F.





# **32-bit SHORT PACKET (SH)** Data Type (DT) = 0x00 - 0x0F

Figure 6-2. CSI-2 Short Packet Structure

#### 6.3.1.5 CSI-2 Long Packet

A long packet consists of three elements: a 32-bit packet header (PH), an application-specific data payload with a variable number of 8-bit data words, and a 16-bit packet footer (PF). The packet header is further composed of three elements: an 8-bit data identifier, a 16-bit word count field, and an 8-bit ECC. The packet footer only has one element—a 16-bit checksum. Figure 6-3 shows the structure of a long packet.




Figure 6-3. CSI-2 Long Packet Structure

Table 6-1. CSI-2 Long Packet Structure Description

PACKET PART	FIELD NAME	SIZE (BIT)	DESCRIPTION				
	VC / Data ID	8	Contains the virtual channel identifier and the data-type information.				
Header	Header Word Count		Number of data words in the packet data. A word is 8 bits.				
rioddol	ECC	8	ECC for data ID and WC field. Allows 1-bit error recovery and 2-bit error detection.				
Data	Data	WC × 8	Application-specific payload (WC words of 8 bits).				
Footer	Checksum	16	16-bit cyclic redundancy check (CRC) for packet data.				

### 6.3.1.6 CSI-2 Errors and Detection

#### 6.3.1.6.1 CSI-2 ECC Detection and Correction

CSI-2 packet header contains 6-bit Error Correction Code (ECC). ECC in the 32-bit long packet header can be corrected when there is a 1-bit error and detected when there is a 2-bit error. This feature is added to monitor the CSI-2 input for ECC 1-bit error correction. When ECC error is detected, ECC error detection register will be set and an alarm indicator bit can be sent to the deserializer to indicate the ECC error has been detected. A register control can be used to either enable or disable the alarm.

#### 6.3.1.6.2 CSI-2 Check Sum Detection

A CSI-2 long packet header contains a 16-bit check sum before the end of transmission. The TSER953 calculates the check sum of the incoming CSI-2 data. If a check sum error is detected, the check sum error



status can be saved in the CSI\_ERR\_STATUS register (0x5D), then forwarded to the deserializer through the bidirectional control channel.

#### 6.3.1.6.3 D-PHY Error Detection

TSER953 detects and reports SoT and SoT Sync errors.

#### 6.3.1.6.4 CSI-2 Receiver Status

For the receive ports, several status functions can be tracked and monitored through register access. The status indications are available for error conditions as well as indications of change in line length measurements. These are available through the CSI\_ERR\_CNT (0x5C), CSI\_ERR\_STATUS (0x5D), CSI\_ERR\_DLANE01 (0x5E), CSI\_ERR\_DLANE23 (0x5F), and CSI\_ERR\_CLK\_LANE (0x60) registers.

#### 6.3.2 V<sup>3</sup>Link Forward Channel Transmitter

The TSER953 features a high-speed signal transmitter capable of driving signals at rates of up to 4.16 Gbps.

#### 6.3.2.1 Frame Format

The TSER953 formats the data into 40-bit long frames. Each frame is encoded to provide DC balance and to provide sufficient data line transitions. Each frame contains video payload data, I<sup>2</sup>C forward channel data, CRC information, framing information, and information regarding the state of the CSI-2 interface.

#### 6.3.3 V<sup>3</sup>Link Back Channel Receiver

The  $V^3$ Link back channel receives an encoded back channel signal over the  $V^3$ Link interface. The back channel frame is a 30-bit frame that contains  $I^2$ C commands and GPIO data. The back channel frame receives an encoded clock and data from the deserializer, thus the data bit rate is one-half the frequency of the highest frequency received.

The back channel frequency is programmable for operation with compatible deserializers. The default setting is determined by the MODE strap pin. For operation with the TDES954 or TDES960, the back channel should be programmed for 50-Mbps operation in TSER953 synchronous mode and programmed for 10-Mbps operation for non-synchronous modes.

Product Folder Links: TSER953

Submit Document Feedback

#### 6.3.4 Serializer Status and Monitoring

The TSER953 features enhanced V<sup>3</sup>Link diagnostics, system monitoring, and Built-In Self Test capabilities. The device monitors forward channel and back channel data for errors and reports them in the status registers. The device also supports voltage and temperature measurement for system level diagnostics. The Built-In Self Test feature allows testing of the forward channel and back channel data transmissions without external data connections.

The TSER953 can send alarms and sensor status data through the forward channel to monitor the CSI-2 interface, Bidirectional Control Channel (BCC), GPIO voltage sensor and internal temperature sensor. The data can then be accessed through the SENSOR\_STS\_x registers (0x51-0x54) on the compatible linked Deserializer. Status bits are always transmitted, and transmission of Alarm bits needs to be enabled from registers 0x1C-0x1E on the serializer.

Table 0-2. Describinger Alaim Status interrupts								
Bit	SENSOR_STS_0	SENSOR_STS_1	SENSOR_STS_2	SENSOR_STS_3				
7	0	0	0	0				
6	0	Volt1 Sense Level	0	0				
5	CSI Alarm	Volt1 Sense Level	0	0				
4	BCC Alarm	Volt1 Sense Level	0	CSI 2-bit ECC Error				
3	BC Link Detect	0	0	CSI Checksum Error				
2	Temp Sense Alarm	Volt0 Sense Level	Temp Sense Level	D-PHY SOT Error				
1	Volt1 Sense Alarm	Volt0 Sense Level	Temp Sense Level	D-PHY Sync Error				
0	Volt0 Sense Alarm	Volt0 Sense Level	Temp Sense Level	D-PHY Control Error				

Table 6-2. Deserializer Alarm Status Interrupts

The CSI-2 error status and alarms on the deserializer SENSOR\_STS are: CSI-2 alarm, CSI-2 control error, CSI-2 synchronization error, CSI-2 start of transmission error, CSI-2 checksum error, and CSI-2 ECC 2-bit error. The status for these bits can also be read from registers 0x5D to 0x60 on the serializer. The BCC error alarm is triggered by are BCC link detect and CRC errors which can be read from register 0x52.

The voltage sense level and voltage sense alarms correspond to Sensor\_V0 (0x58) and Sensor\_V1 (0x59). And the temperature sense levels and alarm are monitored from Sensor T (0x5A).

### 6.3.4.1 Forward Channel Diagnostics

The TSER953 monitors the status of the forward channel link. The forward channel high-speed PLL lock status is reported in the HS\_PLL\_LOCK bit (Register 0x52[2]). When paired with the TDES954, the V<sup>3</sup>Link deserializer LOCK status is also reported in the RX\_LOCK\_DETECT bit (Register 0x52[6]).

#### 6.3.4.2 Back Channel Diagnostics

The TSER953 monitors the status of the back channel link. The back channel CRC errors are reported in the CRC\_ERR bit (Register 0x52[1]). The number of CRC errors are stored in the CRC error counters and reported in the CRC\_ERR\_CNT1 (Register 0x55) and CRC\_ERR\_CNT2 (Register 0x56) registers. The CRC error counters are reset by setting the CRC\_ERR\_CLR (Register 0x49[3]) to 1.

When running the BIST function, the TSER953 reports if a BIST CRC error is detected in the BIST\_CRC\_ERR bit (Register 0x52[3]). The number of BIST errors are reported in the BIST\_ERR\_CNT field (Register 0x54). The BIST CRC error counter is reset by setting the BIST\_CRC\_ERR\_CLR (Register 0x49[5]) to 1.

### 6.3.4.3 Voltage and Temperature Sensing

The TSER953 supports voltage measurement and temperature measurement. The temperature and voltage sensors are both equipped with a 3-bit ADC. The engineer can configure these sensors to monitor a signal and raise a flag when a signal goes outside of a set limit. For example, a voltage sensor can be used to monitor the 1.8V line and raise a flag if the voltage goes above 1.85V or below 1.75V. This flag can then be transferred

Copyright © 2024 Texas Instruments Incorporated



to the deserializer and set an interrupt at the deserializer end of the link. In a similar manner, the temperature sensor will trigger an alarm bit when the internal temperature of the TSER953 is outside the range.

Both GPIO0 and GPIO1 can be configured to sense the voltage applied at their inputs. Table 6-32 through Table 6-37 cover the registers specific to this section.

For a given voltage or temperature, the measurement accuracy is ±1 LSB. This means that for a given input voltage or temperature corresponding to the nearest value in Table 6-3 and Table 6-4, the resulting ADC output code will be accurate to the nearest ±1 code.

Table 6-3. ADC Code vs Input Voltage

GPIO VIN (V)	CODE
VIN < 0.85	000
0.85 < VIN < 0.90	001
0.90 < VIN < 0.95	010
0.95 < VIN < 1.00	011
1.00 < VIN < 1.05	100
1.05 < VIN < 1.10	101
1.10 < VIN < 1.15	110
1.15 < VIN	111

Table 6-4. ADC Code vs Temperature

TEMPERATURE (°C)	CODE			
-20 < T < -10	001			
-10 < T < 15	010			
15 < T < 35	011			
35 < T < 55	100			
55 < T < 75	101			
75 < T < 85	110			

#### 6.3.4.3.1 Programming Example

This section gives an example on how to configure the TSER953 and TDES954 to monitor the voltage on the TSER953 GPIO1 and set an alarm, which can then assert the INT pin on the TDES954.

```
# TSER953 Settings
WriteI2C(0x17,0x3E) # Enable Sensor, Select GPI01 to sense WriteI2C(0x18,0x80) # Enable Sensor Gain Setting (Use Default)
writeI2C(0x1A,0x62) # Set Sensor Upper and Lower Limits (Use Default) writeI2C(0x1D,0x3F) # Enable Sensor Alarms
WriteI2C(0x1E,0x7F) # Enable Sending Alarms over BCC
# Register 0x57 readout (bits 2 and 3), indicates if the voltage on the GPIO1 is below or above the
thresholds set in the register 0x1A.
# TDES954 Settings
WriteI2C(0x23,0x81) # Enable Interrupts, Enable Interrupts for the camera attached to RXO
WriteI2C(0x4C,0x01) # Enable Writes to RXO registers
WriteI2C(0xD8,0x08) # Interrupt on change in Sensor Status
# Register 0x51 and 0x52 readouts indicate Sensor data. Register 0x24[7] bit readout indicates
the Alarm bit. The alarm bit can be routed to GPIO3/INT through GPIO_PIN_CTL and GPIO_OUT_SRC
registers.
```

#### 6.3.4.4 Built-In Self Test

An optional at-speed Built-In Self Test (BIST) feature supports high-speed serial link and back channel testing without external data connections. This is useful in the prototype stage, equipment production, in-system test, and system diagnostics.

BIST mode is enabled by the BIST configuration register 0xB3[0] on the deserializer, and should only run in the synchronous mode. When BIST is activated at the deserializer, a BIST enable signal is sent to the serializer through the back channel. The serializer outputs a continuous stream of a pseudo-random sequence and drives the link at speed. The deserializer detects the test pattern and monitors the pattern for errors. The serializer also tracks errors indicated by the CRC fields in each back channel frame. While the lock indications are required to identify the beginning of proper data reception, the best indication of any link failures or data corruption is the content of the error counter in the BIST\_ERR\_COUNT register 0x57 for each RX port on the deserializer side. BIST mode is useful in the prototype stage, equipment production, in-system test, and system diagnostics.

#### 6.3.5 FrameSync Operation

When paired with compatible deserializers, any of the TSER953 GPIO pins can be use for frame synchronization. This feature is useful when multiple sensors are connected to a deserializer hub. A frame synchronization signal (FrameSync) can be sent through the back channel using any of the back channel GPIOs. The FrameSync signal arrives at the serializers with limited skew.

#### 6.3.5.1 External FrameSync

In External FrameSync mode, an external signal is input to the deserializer through one of the GPIO pins on the device. The external FrameSync signal may be propagated to one or more of the attached V<sup>3</sup>Link serializers through a GPIO signal in the back channel. The expected skew timing for external FrameSync mode is on the order of one back channel frame period or 600ns when operating at 50 Mbps.




Figure 6-4. External FrameSync

Enabling the external FrameSync mode is done on the deserializer side. Refer to the deserializer data sheet for more information.

#### 6.3.5.2 Internally Generated FrameSync

In Internal FrameSync mode, an internally generated FrameSync signal is sent to one or more of the attached  $V^3$ Link serializers through a GPIO signal in the back channel.




Figure 6-5. Internal FrameSync

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback

FrameSync operation is controlled by the descrializer registers. Refer to the descrializer data sheet for more information.

#### 6.3.6 GPIO Support

The TSER953 supports four pins, GPIO0 through GPIO3, which can be monitored, configured, and controlled through the  $I^2C$  bus in registers 0x0D, 0x0E, and 0x53. These GPIOs are programmable for use in multiple situations. GPIO0 and GPIO1 have additional diagnostics functionality and may be programmed to sense external voltage levels.

#### 6.3.6.1 GPIO Status

The status HIGH or LOW of each GPIO pin 0 through 3 can be read through the GPIO\_PIN\_STS register 0x53. This register read operation provides the status of the GPIO pin when configured as an input by setting the corresponding GPIOx\_INPUT\_EN bit on register (0x0E). To read the GPIO status when the GPIO is used as output, both GPIOx\_INPUT\_EN and GPIOx\_OUT\_EN bits on register (0x0E) must be set.

### Table 6-5. GPIO Configuration

Configuration	Valid	Valid	Valid	Not Valid
Purpose	GPIO used as Output	GPIO used as Output	GPIO used as Input	GPIO used as Input
GPIOx_INPUT_EN	0	1	1	1
GPIOx_OUT_EN	1	1 <sup>(1)</sup>	0	1
GPIO_STS	non-functional	functional	functional	N/A

#### Note

(1) When GPIOx\_INPUT\_EN is set, the internal pull down is connected to the GPIO output and the user must make sure that the pull down resistor does not interfere with the application-specific use.

#### 6.3.6.2 GPIO Input Control

Upon initialization, GPIO0 through GPIO3 are enabled as inputs by default. The GPIO\_INPUT\_CTRL (0x0E) register (bits 3:0) allows control of the input enable. If a GPIO\_INPUT\_CTRL[3:0] bit is set to 1, then the corresponding GPIO\_INPUT\_CTRL[7:4] bit must be set to 0. The number of GPIOs should be set and enabled using FC GPIO EN in register (0x33).

#### 6.3.6.3 GPIO Output Control

Individual GPIO output control is programmable through the GPIO\_INPUT\_CTRL (0x0E) register (bits 7:4) in Table 6-27. The GPIO\_INPUT\_CTRL[7:4] bits should be set to 1 to use the GPIO as output pins.

#### 6.3.6.4 Forward Channel GPIO

The input on the TSER953 GPIO pins can be forwarded to compatible deserializers over the V<sup>3</sup>Link interface. Up to four GPIOs are supported in the forward direction.

The timing for the forward channel GPIO is dependent on the number of GPIOs assigned at the serializer. When a single GPIO input from the TSER953 serializer is linked to a compatible deserializer GPIO output, the value is sampled at every forward channel transmit frame. Two linked GPIO are sampled every two forward channel frames, and three or four linked GPIO are sampled every five frames. The typical latency for the GPIO is approximately 225ns but varies with the length of the cable. As the information is spread over multiple frames, the jitter is typically increased on the order of the sampling period (number of forward channel frames). TI recommends that the user maintain a 4x oversampling ratio for linked GPIO throughput. For example, when operating in 4Gbps synchronous mode with REFCLK = 25MHz, the maximum recommended GPIO input frequency based on the number of GPIO linked over the forward channel is shown in Table 6-6.

**Table 6-6. Forward Channel GPIO Typical Timing** 

NUMBER OF LINKED FORWARD CHANNEL GPIOs (FC_GPIO_EN)	SAMPLING FREQUENCY (MHz) AT V <sup>3</sup> Link LINE RATE = 4Gbps	MAXIMUM RECOMMENDED FORWARD CHANNEL GPIO FREQUENCY (MHz)	TYPICAL LATENCY (ns)	TYPICAL JITTER (ns)
1	100	25	225	12
2	50	12.5	225	24
4	20	5	225	60

#### 6.3.6.5 Back Channel GPIO

When enabled as an output, each TSER953 GPIO pin can be programed to output remote data coming from the compatible deserializer using the LOCAL\_GPIO\_DATA register (0x0D). The maximum signal frequency that can be received over the V<sup>3</sup>Link back channel is dependent on the TSER953 clocking mode as shown in Table 6-7.

Table 6-7. Back Channel GPIO Typical Timing

TSER953 CLOCKING MODE	BACK CHANNEL RATE (Mbps)	SAMPLING FREQUENCY (kHz)	MAXIMUM RECOMMENDED BACK CHANNEL GPIO FREQUENCY (kHz)	TYPICAL LATENCY (µs)	TYPICAL JITTER (μs)	
Synchronous Mode	50	1670	416	1.5	0.7	
Non-Synchronous Modes	10	334	83.5	3.2	3	
DVP Mode	2.5	83.5	20	12.2	12	



### **6.4 Device Functional Modes**

### 6.4.1 Clocking Modes

The TSER953 supports several clocking schemes, which are selected through the MODE pin. In the TSER953, the forward channel operates at a higher bandwidth than the requirement set by the video data transported, and the forward channel data rate is set by a reference clock. The clocking mode determines what the device uses as the reference clock, and the most common configuration is synchronous mode in which no local reference oscillator is required. See Table 6-8 for more information.

The default mode of the TSER953 is set by the application of a bias on the MODE pin during power up. More information on setting the operation modes can be found in *Section 6.4.2*.

Table 6-8. Clocking Modes

		100.00	. Clocking wo			
MODE	DIVIDE	REFERENCE SOURCE	REF FREQUENCY (f) (MHz)	FC DATA RATE	CSI BANDWIDTH ≤	CLK_OUT (3)
Synchronous	N/A	Back Channel <sup>(1)</sup>	23 - 26	f × 160	f × 128	f × 160 / HS_CLK_DIV × (M/N)
Synchronous (Half-rate)	γ   N/Δ   Back (:nannel\!')		11.5 - 13	f × 160	f × 128	f × 160 / HS_CLK_DIV × (M/N)
Non-Synchronous	CLKIN_DIV = b000	External Clock <sup>(2)</sup>	25 - 52	f × 80	f × 64	f × 80 / HS_CLK_DIV × (M/N)
external clock	CLKIN_DIV = b001	External clock (2)	50 - 104	f × 40	f × 32	f × 40 / HS_CLK_DIV × (M/N)
Non-Synchronous Internal Clock	OSCCLK_SEL = 1	Internal Clock	48.4 - 51	f × 80	f × 64	N/A
Non-Synchronous Internal Clock (Half-rate)	OSCCLK_SEL = 0	Internal Clock	24.2 - 25.5	f × 80	f × 64	N/A
DVP External Clock Deserializer Mode: RAW10	N/A	External clock	25 - 66.5	f × 28	f × 20	f × 28 / HS_CLK_DIV × (M/N)
DVP External Clock Deserializer Mode: RAW12 HF	N/A	External clock	25 - 70	f × 28	f × 18	f × 28 / HS_CLK_DIV × (M/N)

<sup>(1)</sup> The back channel is recovered from the V<sup>3</sup>Link bidirectional control channel. A local reference clock source is not required. Refer to the deserializer data sheet for the back channel frequency settings.

<sup>(2)</sup> A local reference clock source is required. Provide a clock source to the CLKIN pin.

<sup>(3)</sup> Set HS\_CLK\_DIV to either 16, 8, or 4 (default).




Figure 6-6. Clocking System Diagram

#### 6.4.1.1 Synchronous Mode

Operation in synchronous mode offers the advantage that the receiver and all of the sensors in a multi-sensor system are locked to a common clock in the same clock domain, which reduces or eliminates the need for data buffering and resynchronization. The synchronous clocking mode also eliminates the cost, space, and potential failure point of a reference oscillator within the sensor module.

In this mode, a clock is passed from the deserializer to the serializer through the V<sup>3</sup>Link back channel, and the serializer is able to use this clock both as a reference clock for an attached image sensor, as well as a reference clock for the link back to the deserializer (V<sup>3</sup>Link forward channel). For operation in this mode, the TSER953 must be paired with a deserializer that can support this feature such as the TDES954 or the TDES960.

#### 6.4.1.2 Non-Synchronous Clock Mode

In the non-synchronous clock mode, the external reference clock is supplied to the serializer. The serializer uses this clock to derive the  $V^3$ Link forward channel and an external reference clock for an attached image sensor. When in CSI-2 mode, the CSI-2 interface may be synchronous to this clock. The CSI-2 rate must be lower than the line rate. For example, with a 50-MHz clock, the  $V^3$ Link forward channel rate is 4 Gbps, the CSI-2 throughput must be  $\leq 3.32$  Gbps (see Table 6-8).

### 6.4.1.3 Non-Synchronous Internal Mode

In the non-synchronous internal clocking mode, the serializer uses the internal Always-on Clock (AON) as the reference clock for the forward channel. The OSCCLK\_SEL select must be asserted (0x05[3]=1) to enable maximum data rate when using internal clock mode, and the CLK\_OUT function must be disabled. A separate reference is provided to the image sensor or ISP. When in CSI-2 mode, the CSI-2 interface may be synchronous to this clock. The CSI-2 rate must be lower than the line rate. For example, with the internal clock of 24.2 MHz, the  $V^3$ Link forward channel rate is 3.872 Gbps and the CSI-2 throughput must be  $\leq$  3.1 Gbps (See Table 6-8).

#### 6.4.1.4 DVP Compatibility Mode

The TSER953 can be placed into DVP mode to pair with DVP mode deserializers. While the mode should have been configured using the Mode pin on the TSER953, the register MODE\_SEL register 0x03[2:0] can be used to verify or override the current mode. This field always indicates the mode setting of the device. When bit 4 of this register is 0, this field is read-only and shows the mode setting. Mode is latched from strap value when PDB transitions LOW to HIGH, and the value should read back 101 (0x5) if the resistive strap is set correctly to DVP



external clock mode. Alternatively, when bit 4 of this register is set to 1, the MODE field is read/write and can be programmed to 101 to assign the correct DVP compatible MODE. This is shown in Table 6-16.

CSI-2 input data provided to the TSER953 must be synchronized to the input frequency applied to CLKIN when using DVP external clock mode. The PCLK frequency output from the DVP mode deserializer will also be related to CLKIN when in DVP external clock mode. See *Backward compatibility modes for operation with parallel output deserializers* (SNLA270) for more information.

Table 6-9. List of Registers Used for DVP Configuration

REGISTER	REGISTER NAME	REGISTER DESCRIPTION
0X03	MODE_SEL	Used to override and verify strapped value, if necessary, and to configure for DVP with an external clock.
0X04	BC_MODE_SELE CT	Allows DVP mode overwrites to RAW 10 or RAW 12.
0X10	DVP_CFG	Allows configuration of data in DVP mode. This includes data types like long, YUV, and specified types.
0X11	DVP_DT	Allows packets with certain data type regardless of RAW 10 or 12 mode if DVP_DT_MATCH_EN is asserted.

#### 6.4.1.5 Configuring CLK\_OUT

When using the TSER953 in either synchronous or non-synchronous external clock modes, CLK\_OUT is intended as a reference clock for the image sensor. CLK\_OUT functionality is disabled when operating in non-synchronous internal clocking mode. The frequency of the external CLK\_OUT is set by (see Equation 1 and Equation 2).

$$CLK\_OUT = FC \times \frac{M}{HS\_CLK\_DIV \times N}$$
(1)

#### where

 FC is the forward channel data rate, and M, HS\_CLK\_DIV, and N are parameters set by registers 0x06 and 0x07

$$\frac{FC}{HS\_CLK\_DIV} < 1.05 \text{ GHz}$$
 (2)

The PLL that generates CLK\_OUT is a digital PLL, and as such, has very low jitter if the ratio N/M is an integer. If N/M is not an integer, then the jitter on the signal is approximately equal to HS\_CLK\_DIV/FC—so if it is not possible to have an integer ratio of N/M, it is best to select a smaller value for HS\_CLK\_DIV.

If a particular CLK\_OUT frequency, such as 37.125MHz, is required for a system, the designer can select the values M=9, N=0xF2, and HS\_CLK\_DIV=4 to achieve an output frequency of 37.190MHz and a frequency error of 0.175% with an associate jitter of approximately 1ns. Alternately, the designer can use M=1, N=0x1B, HS\_CLK\_DIV=4 for CLK\_OUT = 37.037MHz, and a frequency error of 0.24% for less jitter. A third alternative is to use M=1, N=0x1B, and HS\_CLK\_DIV=4, but rather than using a 25.000MHz reference clock frequency (REFCLK) for the deserializer in synchronous mode, use a frequency of 25.059MHz. The 2x reference then fed to the TSER953 from the deserializer back channel will allow generating CLK\_OUT = 37.124MHz with both low jitter and a low frequency error.

#### 6.4.2 MODE

The TSER953 can operate in one of four different modes. The user can apply the bias voltage to the MODE pin during power up to operate in default mode. To set this voltage, a potential divider between VDDPLL and GND is used to apply the appropriate bias. This potential divider should be referenced to the potential on the VDDD pin. After power up, the MODE can be read or changed through register access.




Figure 6-7. MODE Configuration

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



**Table 6-10. Strap Configuration Mode Select** 

MODE SELECT		V <sub>TARGET</sub>	V <sub>TARGET</sub> VOLTAGE RANGE		V <sub>TARGET</sub> STRAP VOLTAGE	SUGGESTED STRAP RESISTORS (1% TOL)		DESCRIPTION
MODE	NAME	RATIO MIN	RATIO TYP	RATIO MAX	V <sub>(VDD)</sub> = 1.8 V	R <sub>HIGH</sub> (kΩ)	$R_{LOW}$ (k $\Omega$ )	DESCRIPTION
0	Synchronous	0	0	0.133 x V <sub>(VDD)</sub>	0	OPEN	10	CSI-2 Synchronous mode – V <sup>3</sup> Link Clock reference derived from the deserializer.
2	Non-Synchronous External Clock	0.288 x V <sub>(VDD)</sub>	0.325 x V <sub>(VDD)</sub>	0.367 x V <sub>(VDD)</sub>	0.586	75	35.7	CSI-2 Non-synchronous clock – V³Link Clock reference derived from external clock reference input on CLKIN pin.
3	Non-Synchronous Internal Clock	0.412 x V <sub>(VDD)</sub>	0.443 x V <sub>(VDD)</sub>	0.474 x V <sub>(VDD)</sub>	0.792	71.5	56.2	CSI-2 Non-synchronous – V <sup>3</sup> Link Clock reference derived from internal AON clock.
5(1)	DVP Mode	0.642 x V <sub>(VDD)</sub>	0.673 x V <sub>(VDD)</sub>	0.704 x V <sub>(VDD)</sub>	1.202	39.2	78.7	DVP with External clock.

<sup>(1)</sup> The DVP deserializers also contain a Mode pin (21). However, the mode pin on the deserializer determines the expected data format: RAW10, RAW12 LF, or RAW12 HF. Note that RAW12 LF is not supported on the TSER953.

#### 6.5 Programming

### 6.5.1 I<sup>2</sup>C Interface Configuration

This serializer may be configured by the use of an  $I^2C$ -compatible serial control bus. Multiple devices may share the serial control bus (up to two device addresses are supported). The device address is set through a resistor divider ( $R_{HIGH}$  and  $R_{LOW}$  – see ) Figure 6-8 connected to the IDX pin.

#### 6.5.1.1 CLK OUT/IDX

The CLK\_OUT/IDX pin serves two functions. At power up, the voltage on the IDX pin is compared to VDD and the ratio sets various parameters for configuration of the TSER953. After the TSER953 is configured, the CLK\_OUT/IDX pin switches over to a clock source, intended to provide a reference clock to the image sensor. A minimum load impedance at the CLK\_OUT/IDX pin of 35 k $\Omega$  is required when using the CLK\_OUT function.

#### 6.5.1.1.1 IDX

The IDX pin configures the control interface to one of two possible device addresses—either the 1.8V or 3.3-Vreferenced I<sup>2</sup>C address. A pullup resistor and a pulldown resistor must be used to set the appropriate voltage on the IDX input pin (see Table 6-11). The IDX resistor divider must be referred to Pin #25 (after the ferrite filter on the TSER953 pin side).

**Table 6-11. IDX Configuration Setting** 

IDX	V <sub>TARGET</sub> VOLTAGE RANGE		IANOLI		V <sub>IDX</sub> TARGET VOLTAGE	SUGGEST RESISTOR:	ED STRAP S (1% TOL)	I <sup>2</sup> C 8-BIT ADDRES S	I <sup>2</sup> C 7- BIT ADDRE	V <sub>(I2C)</sub> (I2C I/O VOLTAGE)
	RATIO MIN	RATIO TYP	RATIO MAX	V <sub>VDD</sub> = 1.8V	R <sub>HIGH</sub> (kΩ)	R <sub>LOW</sub> (kΩ)		SS		
1	0	0	0.131 x V <sub>(VDD18)</sub>	0	Open	40.2	0x30	0x18	1.8V	
2	0.178 x V <sub>(VDD18)</sub>	0.214 x V <sub>(VDD18)</sub>	0.256 x V <sub>(VDD18)</sub>	0.385	180	47.5	0x32	0x19	1.8V	
3	0.537 x V <sub>(VDD18)</sub>	0.564 x V <sub>(VDD18)</sub>	0.591 x V <sub>(VDD18)</sub>	1.015	82.5	102	0x30	0x18	3.3V	
4	0.652 x V <sub>(VDD18)</sub>	0.679 x V <sub>(VDD18)</sub>	0.706 x V <sub>(VDD18)</sub>	1.223	68.1	137	0x32	0x19	3.3V	

Product Folder Links: TSER953

Submit Document Feedback




Figure 6-8. Circuit to Bias IDX Pin

#### 6.5.2 I<sup>2</sup>C Interface Operation

The serial control bus consists of two signals: SCL and SDA. SCL is a Serial Bus Clock Input / Output signal and the SDA is the Serial Bus Data Input / Output signal. Both SCL and SDA signals require an external pullup resistor to  $V_{I2C}$ , chosen to be either 1.8V or 3.3 V.

For the standard and fast  $I^2C$  modes, a pullup resistor of  $R_{PU}$  =  $4.7k\Omega$  is recommended, while a pullup resistor of  $R_{PU}$  =  $470\Omega$  is recommended for the fast plus mode. However, the pullup resistor value may be additionally adjusted for capacitive loading and data rate requirements. The signals are either pulled High or driven Low. The IDX pin configures the control interface to one of two possible device addresses. A pullup resistor ( $R_{LOW}$ ) may be used to set the appropriate voltage on the IDX input pin.

The Serial Bus protocol is controlled by START, START-Repeated, and STOP phases. A START occurs when SDA transitions Low while SCL is High. A STOP occurs when SDA transitions High while SCL is also HIGH. See Figure 6-9.




Figure 6-9. Start and Stop Conditions

To communicate with an I<sup>2</sup>C target, the host controller (controller) sends data to the target address and waits for a response. This response is referred to as an acknowledge bit (ACK). If a target on the bus is addressed correctly, the target Acknowledges (ACKs) the controller by driving the SDA bus low. If the address does not match a target address of the device, the target Not-acknowledges (NACKs) the controller by pulling the SDA High. ACKs also occur on the bus when data is being transmitted. When the controller is writing data, the target ACKs after every data byte is successfully received. When the controller is reading data, the controller ACKs after every data byte is received to let the target know that the controller wants to receive another data byte. When the controller wants to stop reading, the controller NACKs after the last data byte and creates a

Copyright © 2024 Texas Instruments Incorporated

stop condition on the bus. All communication on the bus begins with either a start condition or a repeated start condition. All communication on the bus ends with a stop condition. A READ is shown in Figure 6-10 and a WRITE is shown in Figure 6-11.




Figure 6-10. I<sup>2</sup>C Bus Read




Figure 6-11. I<sup>2</sup>C Bus Write

Any I<sup>2</sup>C controller located at the serializer must support I<sup>2</sup>C clock stretching. For more information on I<sup>2</sup>C interface requirements and throughput considerations, refer to the TI application note I2C communication over FPD-Link III with bidirectional control channel (SNLA131).

#### 6.5.3 I<sup>2</sup>C Timing

The proxy controller timing parameters are based on the internal reference clock. The I<sup>2</sup>C controller regenerates the I<sup>2</sup>C read or write access using timing controls in registers 0x0B and 0x0C to regenerate the clock and data signals to meet the desired I<sup>2</sup>C timing in standard, fast, or fast-plus modes of operation.

I<sup>2</sup>C controller SCL high time is set in register 0x0B. This field configures the high pulse width of the SCL output when the serializer is the controller on the local I<sup>2</sup>C bus. The default value is set to provide a minimum 5µs SCL high time with the internal reference clock at 26.25MHz including five additional oscillator clock periods or synchronization and response time. Units are 38.1ns for the nominal oscillator clock frequency, giving Min delay = 38.1ns × (SCL HIGH TIME + 5).

I<sup>2</sup>C controller SCL low time is set in register 0x0C. This field configures the low pulse width of the SCL output when the serializer is the controller on the local deserializer I<sup>2</sup>C bus. This value is also used as the SDA setup time by the I<sup>2</sup>C target for providing data prior to releasing SCL during accesses over the bidirectional control channel. The default value is set to provide a minimum 5µs SCL high time with the reference clock at 26.25MHz including five additional oscillator clock periods or synchronization and response time. Units are 38.1ns for the nominal oscillator clock frequency, giving Min delay = 38.1ns × (SCL HIGH TIME + 5). See Table 6-12 example settings for standard mode, fast mode, and fast mode plus timing.

Table 6-12. Typical I<sup>2</sup>C Timing Register Settings

			· · · · · · · · · · · · · · · · ·		
I <sup>2</sup> C MODE	SCL HIGH	TIME	SCL LOW TIME		
I C MODE	0x0B	NOMINAL DELAY	0x0C	NOMINAL DELAY	
Standard	0x7F	5.03µs	0x7F	5.03µs	
Fast	0x13	0.914µs	0x26	1.64µs	

Table 6-12. Typical I<sup>2</sup>C Timing Register Settings (continued)

I <sup>2</sup> C MODE	SCL HIGH	TIME	SCL LOW TIME		
I-C WODE	0x0B	NOMINAL DELAY	0x0C	NOMINAL DELAY	
Fast - Plus	0x06	0.419µs	0x0B	0.648µs	

#### 6.6 Pattern Generation

The TSER953 supports an internal pattern generation feature to provide a simple way to generate video test patterns for the CSI-2 transmitter outputs. Two types of patterns are supported: Reference color bar patterns and fixed color patterns accessed by the pattern generator page 0 in the indirect register set. See Section 6.7.2 for more information on internal registers. Analog LaunchPad<sup>TM</sup> (ALP) software can be used to generate PATGEN with a graphical user interface.

#### 6.6.1 Reference Color Bar Pattern

The reference color bar patterns are based on the pattern defined in Appendix D of the mipi\_CTS\_for\_D-PHY\_v1-1\_r03 specification. The pattern is an 8-color bar pattern designed to provide high, low, and medium frequency outputs on the CSI-2 transmit data lanes.

The CSI-2 reference pattern provides 8 color bars by default with the following byte data for the color bars: X bytes of 0xAA (high-frequency pattern, inverted), X bytes of 0x33 (mid-frequency pattern), X bytes of 0xF0 (low-frequency pattern, inverted), X bytes of 0x7F (lone 0 pattern), X bytes of 0x55 (high-frequency pattern), X bytes of 0xCC (mid-frequency pattern, inverted), X bytes of 0x0F (low-frequency pattern), and Y bytes of 0x80 (long 1 pattern). In most cases, Y will be the same as X. For certain data types, the last color bar may need to be larger than the others to properly fill the video line dimensions.

The pattern generator is programmable with the following options:

- Number of color bars (1, 2, 4, or 8)
- Number of bytes per line
- Number of bytes per color bar
- · CSI-2 datatype field and VC-ID
- · Number of active video lines per frame
- Number of total lines per frame (active plus blanking)
- Line period (possibly program in units of 10ns)
- Vertical front porch number of blank lines prior to the FrameEnd packet
- Vertical back porch number of blank lines following the FrameStart packet

The pattern generator relies on proper programming by software to make sure the color bar widths are set to multiples of the block (or word) size required for the specified datatype. For example, for RGB888, the block size is 3 bytes which also matches the pixel size. In this case, the number of bytes per color bar must be a multiple of 3. The pattern generator is implemented in the CSI-2 transmit clock domain, providing the pattern directly to the CSI-2 transmitter. The circuit generates the CSI-2 formatted data.

### 6.6.2 Fixed Color Patterns

When programmed for fixed color pattern mode, the pattern generator can generate a video image with a programmable fixed data pattern. The basic programming fields for image dimensions are the same as used with the color bar patterns. When sending fixed color patterns, the color bar controls allow the user to alternate between the fixed pattern data and the bit-wise inverse of the fixed pattern data.

The fixed color patterns assume a fixed block size for the byte pattern. The block size is programmable through a register and is designed to support most 8-bit, 10-bit, and 12-bit pixel formats. The block size should be set based on the pixel size converted to blocks that are an integer multiple of bytes. For example, an RGB888 pattern would consist of 3-byte pixels and would therefore require a 3-byte block size. A 2x12-bit pixel image would also require 3-byte block size, while a 3x12-bit pixel image would require 9 bytes (2 pixels) to send an integer number of bytes. Sending a RAW10 pattern typically requires a 5-byte block size for 4 pixels, so 1x10-bit and 2x10-bit could both be sent with a 5-byte block size. For 3x10-bit, a 15-byte block size would be required.

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: TSER953



The fixed color patterns support block sizes up to 16 bytes in length, allowing additional options for patterns in some conditions. For example, an RGB888 image could alternate between four different pixels by using a twelve-byte block size. An alternating black and white RGB888 image could be sent with a block size of 6-bytes by setting the first three bytes to 0xFF and the next three bytes to 0x00.

To support up to 16-byte block sizes, a set of sixteen registers are implemented to allow programming the value for each data byte.

#### 6.6.3 Packet Generator Programming

The information in this section provides details on how to program the pattern generator to provide a specific color bar pattern, based on datatype, frame size, and line size.

Most basic configuration information is determined directly from the expected video frame parameters. The requirements should include the datatype, frame rate (frames per second), number of active lines per frame, number of total lines per frame (active plus blanking), and number of pixels per line.

- PGEN ACT LPF Number of active lines per frame
- PGEN TOT LPF Number of total lines per frame
- PGEN\_LSIZE Video line length size in bytes. Compute based on pixels per line multiplied by pixel size in bytes
- CSI-2 DataType field and VC-ID.
- Optional: PGEN\_VBP Vertical back porch. This is the number of lines of vertical blanking following Frame Valid.
- Optional: PGEN\_VFP Vertical front porch. This is the number of lines of vertical blanking preceding Frame Valid.
- PGEN LINE PD Line period in 10-ns units. Compute based on Frame Rate and total lines per frame.
  - PGEN Line Period = 1/ (Frame rate \* PGEN\_TOT\_LPF) \* Forward Channel Rate(Gbps)/40
- PGEN\_BAR\_SIZE Color bar size in bytes. Compute based on datatype and line length in bytes (see details below).

#### 6.6.3.1 Determining Color Bar Size

The color bar pattern should be programmed in units of a block or word size dependent on the datatype of the video being sent. The sizes are defined in the MIPI CSI-2 specification. For example, RGB888 requires a 3-byte block size which is the same as the pixel size. RAW10 requires a 5-byte block size which is equal to 4 pixels. RAW12 requires a 3-byte block size which is equal to 2 pixels.

When programming the Pattern Generator, software should compute the required bar size in bytes based on the line size and the number of bars. For the standard 8-color bar pattern, that would require the following algorithm:

- Select the desired datatype, and a valid length for that datatype (in pixels).
- Convert pixels/line to blocks/line (by dividing by the number of pixels/block, as defined in the datatype specification).
- Divide the blocks/line result by the number of color bars (8), giving blocks/bar.
- Round result down to the nearest integer.

Submit Document Feedback

Convert blocks/bar to bytes/bar and program that value into the PGEN BAR SIZE register.

As an alternative, the blocks/line can be computed by converting pixels/line to bytes/line and dividing by bytes/block.



#### 6.6.4 Code Example for Pattern Generator

```
#Patgen RGB888 1920x1080p30 Fixed 8 Colorbar
WriteI2C(0xB0,0x00) # Indirect Pattern Gen Registers WriteI2C(0xB1,0x01) # PGEN_CTL
WriteI2C(0xB2,0x01)
WriteI2C(0xB1,0x02) # PGEN_CFG
WriteI2C(0xB2,0x33)
WriteI2C(0xB1,0x03)
                         # PGEN_CSI_DI
WriteI2C(0xB2,0x24) #
                           RGB888
writeI2C(0xB1,0x04) # PGEN_LINE_SIZE1
writeI2C(0xB2,0x16)
WriteI2C(0xB1,0x05) # PGEN_LINE_SIZE0
WriteI2C(0xB2,0x80)
WriteI2C(0xB1,0x06) # PGEN_BAR_SIZE1
WriteI2C(0xB2,0x02)
WriteI2C(0xB1,0x07)
                         # PGEN_BAR_SIZE0
WriteI2C(0xB2,0xD0)
WriteI2C(0xB1,0x08) # PGEN_ACT_LPF1
WriteI2C(0xB2,0x04)
WriteI2C(0xB1,0x09) # PGEN_ACT_LPF0
WriteI2C(0xB2,0x38)
WriteI2C(0xB1,0x0A)
                         # PGEN_TOT_LPF1
WriteI2C(0xB2,0x04)
WriteI2C(0xB1,0x0B) # PGEN_TOT_LPF0
WriteI2C(0xB2,0x65)
WriteI2C(0xB1,0x0C) # PGEN_LINE_PD1
WriteI2C(0xB2,0x0B)
writeI2C(0xB1,0x0D) # PGEN_LINE_PD0
WriteI2C(0xB2,0x93)
WriteI2C(0xB1,0x0E) # PGEN_VBP
WriteI2C(0xB2,0x21)
WriteI2C(0xB1,0x0F)
                         # PGEN_VFP
WriteI2C(0xB2,0x0A)
```



### 6.7 Register Maps

In the register definitions under the TYPE and DEFAULT heading, the following definitions apply:

- R = Read only access
- R/W = Read / Write access
- R/RC = Read only access, Read to Clear
- (R/W)/SC = Read / Write access, Self-Clearing bit
- (R/W)/S = Read / Write access, Set based on strap pin configuration at start-up
- LL = Latched Low and held until read
- · LH = Latched High and held until read
- S = Set based on strap pin configuration at start-up

### 6.7.1 Main Registers

#### 6.7.1.1 I<sup>2</sup>C Device ID Register

### Table 6-13. Device ID Register (Address 0x00)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:1	DEVICE_ID	S, R/W		7-bit I2C ID of Serializer. This field always indicates the current value of the I2C ID. When bit 0 of this register is 0, this field is read-only and shows the strapped ID. When bit 0 of this register is 1, this field is read/write and can be used to assign any valid I2C ID.
0	SER_ID_OVERRIDE	R/W	0x0	Device ID is from strap     Register I <sup>2</sup> C Device ID overrides strapped value

#### 6.7.1.2 Reset

#### Table 6-14. RESET\_CTL Register (Address 0x01)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:3	RESERVED	R/W	0x00	Reserved.
2	RESTART_AUTOLOAD	(R/W)/SC	0x0	Restart ROM Auto-load. Setting this bit to 1 causes a reload of the ROM. This bit is self-clearing.
1	DIGITAL_RESET_1	(R/W)/SC	0x0	Digital Reset 1. Resets the entire digital block including registers. This bit is self-clearing. 1: Reset 0: Normal operation
0	DIGITAL_RESET_0	(R/W)/SC	0x0	Digital Reset 0. Resets the entire digital block except registers. This bit is self-clearing. 1: Reset 0: Normal operation

#### 6.7.1.3 General Configuration

# Table 6-15. General\_CFG (Address 0x02)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	RESERVED	R/W	0x0	Reserved.
6	CONTS_CLK	R/W	0x0	CSI-2 Clock Lane Configuration. 0 : Non Continuous Clock 1 : Continuous Clock
5:4	CSI_LANE_SEL	R/W	0x3	CSI-2 Data lane configuration. 00: 1-lane configuration 01: 2-lane configuration 11: 4-lane configuration
3:2	RESERVED	R/W	0x0	Reserved.

Table 6-15. General\_CFG (Address 0x02) (continued)

			<del></del>	radioco exez, (continuou)
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
1	CRC_TX_GEN_ ENABLE	R/W	0x1	Transmitter CRC Generator. 0: Disable 1: Enable
0	I2C_STRAP_MODE	S, R/W	S	I2C Strap Mode. This field indicates the I2C voltage level of the device. Upon device start-up, this field will display the I2C voltage level setting from the strapped IDX pin. This field is write capable and can be used to assign the I2C voltage level. Programming this bit to change the I2C voltage level should only be performed remotely over the back channel from a connected deserializer.  0: 3.3 V 1: 1.8 V

#### 6.7.1.4 Forward Channel Mode Selection

### Table 6-16. MODE\_SEL (Address 0x03)

				oll (riddrood dxdd)
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	RESERVED	R/W	0x0	Reserved.
6	RESERVED	S, R	S	Reserved.
5	RESERVED	R/W	0x0	Reserved.
4	MODE_OV	R/W	0x0	Serializer Mode from the strapped MODE pin     Register Mode overrides strapped value
3	MODE_DONE	R	0x0	Indicates MODE value has stabilized and been latched.
2:0	MODE	S, R/W	S	This field always indicates the MODE setting of the device. When bit 4 of this register is 0, this field is read-only and shows the Mode Setting. When bit 4 of this register is 1, this field is read/write and can be used to assign MODE. Mode is latched from strap value when PDB transitions LOW to HIGH.  Mode of operation: 000: CSI-2 Synchronous Mode 001: Reserved 010: CSI-2 Non-synchronous external clock Mode (Requires a local clock source) 011: CSI-2 Non-synchronous Internal AON Clock 101: DVP External Clock Compatible Mode (Requires local clock source)

### 6.7.1.5 BC\_MODE\_SELECT

### Table 6-17. BC\_MODE\_SELECT (Address 0x04)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:3	RESERVED	R/W	0x0	Reserved.
2	MODE_OVERWRITE _100m	R/W	0x0	28-bit RAW 10 Mode operation.  DVP-compatible RAW 10 DVP mode (28-bit) is automatically configured by the Bidirectional Control Channel once RX lock has been detected. Software may overwrite the value, but must also set the DVP_MODE_OVER_EN to prevent overwriting by the Bidirectional Control Channel.
1	MODE_OVERWRITE _75m	R/W	0x0	28-bit RAW 12 Mode operation.  DVP-compatible RAW 12 HF DVP mode (28-bit) is automatically configured by the Bidirectional Control Channel once RX lock has been detected. Software may overwrite the value, but must also set the DVP_MODE_OVER_EN to prevent overwriting by the Bidirectional Control Channel.
0	DVP_MODE_OVER_ EN	R/W	0x0	Prevent auto-loading of the DVP mode (28-bit) operation by the Bidirectional Control Channel.

Copyright © 2024 Texas Instruments Incorporated



#### 6.7.1.6 PLL Clock Control

### Table 6-18. PLLCLK\_CTRL Register (Address 0x05)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	RESERVED	R/W	0x0	Reserved.
6:4	CLKIN_DIV	R/W	0x0	CLKIN clock divide ratio to generate internal reference. 3'b000: CLKIN Div by 1 3'b001: CLKIN Div by 2 3'b010: CLKIN Div by 4 3'b011: CLKIN Div by 8 3'b100 - 3'b111: RESERVED
3	OSCCLK_SEL	R/W	0x0	Internally generated OSC clock reference when operating with Non-Synchronous internal clock or external system clock not detected. 0: 24.2MHz to 25.5MHz, set for 2Gbps line rate 1: 48.4MHz to 51MHz, set for 4Gbps line rate
2:0	RESERVED	R/W	0x3	Reserved.

#### 6.7.1.7 Clock Output Control 0

The TSER953 provides an option for a programmable reference output clock to meet the system clock input requirements of various sensors. The control of the clock output frequency is set by the input divider and M value in register 0x06 and the N value in register 0x07.

Table 6-19. CLKOUT CTRL0 (Address 0x06)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:5	HS_CLK_DIV	R/W	0x2	Clock source of M/N divider is based on the forward channel data rate divided by this register field.  000: Div by 1  001: Div by 2  010: Div by 4  011: Div by 8  100: Div by 16
4:0	DIV_M_VAL	R/W	0x01	M value for M/N divider for CLKOUT. CLKOUT can be programmed using the M/N ratio of an internal high-speed clock to generate a clock output based on the system sensor requirement. When selecting the M/N ratio, they should be set to yield the CLKOUT frequency less than 100MHz. The M value should be ≥ 0. Setting M to 0 will disable CLKOUT and output will remain static high or low.

#### 6.7.1.8 Clock Output Control 1

The TSER953 provides option for a programmable reference output clock to meet the system clock input requirements of various sensors. The control of the clock output frequency is set by the input divider and M value in register 0x06 and the N value in register 0x07.

Table 6-20. CLKOUT\_CTRL1 (Address 0x07)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	DIV_N_VAL	R/W		N value for M/N divider for CLKOUT. CLKOUT can be programmed using the M/N ratio of an internal high-speed clock to generate a clock output based on the system sensor requirement. When selecting the M/N ratio, they should be set to yield the CLKOUT frequency less than 100MHz. N must be set to non-zero value.



### 6.7.1.9 Back Channel Watchdog Control

### Table 6-21. BCC\_WATCHDOG (Address 0x08)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:1	BCC_WD_TIMER	R/W	0x7F	BCC_WD_TIMER sets the Bidirectional Control Channel Watchdog Timeout value in units of 2 milliseconds. This field should not be set to 0. The watchdog timer allows termination of a control channel transaction if it fails to complete within a programmed amount of time.
0	BCC_WD_TIMER_ DISABLE	R/W	0x0	Disable Bidirectional Control Channel Watchdog Timer.  1: Disables BCC Watchdog Timer operation  0: Enables BCC Watchdog Timer operation

### 6.7.1.10 I2C Control 1

### Table 6-22. I2C\_CONTROL1 (Address 0x09)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	LCL_WRITE_ DISABLE	R/W	0x0	Disable Remote Writes to Local Registers. Setting this bit to a 1 prevents remote writes to local device registers from across the control channel. This prevents writes to the Serializer registers from an I <sup>2</sup> C controller attached to the deserializer. Setting this bit does not affect remote access to I <sup>2</sup> C targets at the Serializer.
6:4	I2C_SDA_HOLD	R/W	0x1	Internal SDA Hold Time. This field configures the amount of internal hold time provided for the SDA input relative to the SCL input. Units are 50 nanoseconds.
3:0	I2C_FILTER_DEPTH	R/W	0xE	I2C Glitch Filter Depth. This field configures the maximum width of glitch pulses on the SCL and SDA inputs that are rejected. Units are 5 nanoseconds.

### 6.7.1.11 I2C Control 2

### Table 6-23. I2C\_CONTROL2 (Address 0x0A)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:4	SDA_OUTPUT_ SETUP	R/W	0x1	Remote Ack SDA Output Setup. When a Control Channel (remote) access is active, this field configures setup time from the SDA output relative to the rising edge of SCL during ACK cycles. Setting this value increases setup time in units of 640ns. The nominal output setup time value for SDA to SCL when this field is 0 is 80ns.
3:2	SDA_OUTPUT_DELA Y	R/W	0x0	SDA Output Delay. This field configures additional delay on the SDA output relative to the falling edge of SCL. Setting this value increases output delay in units of 40ns. Nominal output delay values for SCL to SDA are: 00 : 240ns 01: 280ns 10: 320ns 11: 360ns
1	I2C_BUS_TIMER_ SPEEDUP	R/W	0x0	Speed up I <sup>2</sup> C Bus Watchdog Timer.  1: Watchdog Timer expires after approximately 50 microseconds  0: Watchdog Timer expires after approximately 1 second.
0	I2C_BUS_TIMER_ DISABLE	R/W	0x0	Disable I <sup>2</sup> C Bus Watchdog Timer. When the I <sup>2</sup> C Bus Watchdog Timer may be used to detect when the I <sup>2</sup> C bus is free or hung up following an invalid termination of a transaction. If SDA is high and no signalling occurs for approximately 1 second, the I <sup>2</sup> C bus is assumed free. If SDA is low and no signaling occurs, the device attempts to clear the bus by driving 9 clocks on SCL.



### 6.7.1.12 SCL High Time

### Table 6-24. SCL\_HIGH\_TIME (Address 0x0B)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	SCL_HIGH_TIME	R/W	0x7F	I <sup>2</sup> C Controller SCL High Time. This field configures the high pulse width of the SCL output when the Serializer is the Controller on the local I <sup>2</sup> C bus. Units are 38.1ns for the nominal oscillator clock frequency of 26.25 MHz. The default value is set to provide a minimum 5-µs SCL high time with the internal oscillator clock running at 26.25 MHz. Delay includes 5 additional oscillator clock periods.  Min_delay = 38.0952ns × (SCL_HIGH_TIME + 5)

#### 6.7.1.13 SCL Low Time

### Table 6-25. SCL\_LOW\_TIME (Address 0x0C)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	SCL_LOW_TIME	R/W	0x7F	I2C SCL Low Time. This field configures the low pulse width of the SCL output when the Serializer is the Controller on the local I <sup>2</sup> C bus. This value is also used as the SDA setup time by the I <sup>2</sup> C Target for providing data prior to releasing SCL during accesses over the Bidirectional Control Channel. Units are 38.1ns for the nominal oscillator clock frequency of 26.25MHz. The default value is set to provide a minimum 5µs SCL low time with the internal oscillator clock running at 26.25MHz. Delay includes 5 additional clock periods.  Min_delay = 38.0952ns × (SCL_LOW_TIME + 5)

#### 6.7.1.14 Local GPIO DATA

### Table 6-26. LOCAL\_GPIO\_DATA (Address 0x0D)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:4	GPIO_RMTEN	R/W	0xF	Enable remote deserializer GPIO data on local GPIO. Bit 7: Enable remote GPIO3 when this bit is set to 1 Bit 6: Enable remote GPIO2 when this bit is set to 1 Bit 5: Enable remote GPIO1 when this bit is set to 1 Bit 4: Enable remote GPIO0 when this bit is set to 1
3:0	GPIO_OUT_SRC	R/W	0x0	GPIO Output Source. This register sets the logical output of 4 GPIOs, GPIO_RMTEN must be disabled and GPIOx_OUT_EN must be enabled. Bit 3: write 0/1 on GPIO3 Bit 2: write 0/1 on GPIO2 Bit 1: write 0/1 on GPIO1 Bit 0: write 0/1 on GPIO0

### 6.7.1.15 GPIO Input Control

### Table 6-27. GPIO\_INPUT\_CTRL (Address 0x0E)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	GPIO3_OUT_EN	R/W	0x0	GPIO3 Output Enable. 0: Disabled 1: Enabled
6	GPIO2_OUT_EN	R/W	0x0	GPIO2 Output Enable. 0: Disabled 1: Enabled
5	GPIO1_OUT_EN	R/W	0x0	GPIO1 Output Enable. 0: Disabled 1: Enabled
4	GPIO0_OUT_EN	R/W	0x0	GPIO0 Output Enable. 0: Disabled 1: Enabled

Table 6-27. GPIO\_INPUT\_CTRL (Address 0x0E) (continued)

	Table 0-21. Of 10_INI 01_01NE (Address 0x0E) (continued)							
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION				
3	GPIO3_INPUT_EN	R/W	0x1	GPIO3 Input Enable. 0: Disabled 1: Enabled				
2	GPIO2_INPUT_EN	R/W	0x1	GPIO2 Input Enable. 0: Disabled 1: Enabled				
1	GPIO1_INPUT_EN	R/W	0x1	GPIO1 Input Enable. 0: Disabled 1: Enabled				
0	GPIO0_INPUT_EN	R/W	0x1	GPIO0 Input Enable. 0: Disabled 1: Enabled				

### 6.7.1.16 DVP\_CFG

# Table 6-28. DVP CFG (Address 0x10)

1 and 0 201 211 _0. 0 () taking 000 0x.10)								
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION				
7:5	RESERVED	R/W	0x0	Reserved.				
4	DVP_DT_ANY_EN	R/W	0x0	When asserted, allows any packet with a Long data type (DT) packet through DVP.				
3	DVP_DT_MATCH_EN	R/W	0x0	When asserted, allows data type matching based on the value in the DVP_DT register. Note: When this bit is asserted, writes to the DVP_DT register are blocked.				
2	DVP_DT_YUV_EN	R/W	0x0	When asserted, allows YUV 10-bit DTs through DVP when mode_100m is also asserted (YUV 10-bit DTs are 0x19, 0x1d, and 0x1f).				
1	DVP_FV_IN	R/W	0x0	Invert Frame Valid Polarity.				
0	DVP_LV_INV	R/W	0x0	Invert Line Valid Polarity.				

# 6.7.1.17 DVP\_DT

# Table 6-29. DVP\_DT (Address 0x11)

				•
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:6	RESERVED	R/W	0x0	Reserved.
5:0	DVP_DT_MATCH_VA	R/W	0x0	When DVP_DT_MATCH_EN is asserted in the DVP_CFG register, the DVP block will allow packets with this DT through regardless of the mode_75m or mode_100m setting. The DT value must be a Long DT value (either bit 5 or 4 must be set) for a match to occur.

### 6.7.1.18 Force BIST Error

# Table 6-30. FORCE\_BIST\_ERR (Address 0x13)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	FORCE_FC_ERR	SC	0x0	FORCE_ERR_CNT allows forcing a number of forward channel parity errors based on the value in FORCE_FC_CNT. When in BIST mode, the parity errors will be generated automatically upon entering BIST mode. When in normal operation this bit must be set to one to inject the parity errors.  0: Force Disabled 1: Force Enabled
6:0	FORCE_FC_CNT	R/W	0x00	Force Error Count. Set this value to the desired number of forced parity errors.



#### 6.7.1.19 Remote BIST Control

### Table 6-31. REMOTE BIST CTRL (Address 0x14)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:4	FORCE_ERR_CNT	R/W	0x0	Set to force FC error based on the FORCE_ERR_CNT.  0: Force Disabled  1: Force Enabled
3	LOCAL_BIST_EN	R/W	0x0	Force TSER953 to Enter BIST Mode.
2:1	BIST_CLOCK	R/W	0x0	BIST clock source selection. 00: External/System clock 01: 50MHz internal clock 1X: 25 MHz internal clock
0	REMOTE_BIST_EN	R/W	0x0	DVP-Compatible Remote BIST Enable Register.

# 6.7.1.20 Sensor Voltage Gain

# Table 6-32. SENSOR\_VGAIN (Address 0x15)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	RESERVED	R/W	0x0	Reserved.
6:0	VOLT_GAIN	R/W	0x20	Voltage Sensor Gain Setting. VOLT_GAIN = (128 / REG_VALUE). 0x40 = Gain of 2 0x20 = Gain of 4 0x10 = Gain of 8

#### 6.7.1.21 Sensor Control 0

# Table 6-33. SENSOR\_CTRL0 (Address 0x17)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:4	RESERVED	R/W	0x3	Reserved.
3:2	SENSOR_ENABLE	R/W	0x3	Temperature and Voltage Sensor Enable. 00: Disabled 11: Enabled
1:0	SENSE_V_GPIO	R/W	0x0	Enable GPIO 0/1 for input Voltage Sensor 0/1 measurement. 00: No voltage sensing 01: GPIO0 Voltage Sensing 10: GPIO1 Voltage Sensing 11: GPIO0 and GPIO1 Voltage Sensing

#### 6.7.1.22 Sensor Control 1

# Table 6-34. SENSOR\_CTRL1 (Address 0x18)

				_ ` '
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	SENSE_GAIN_EN	R/W	0x1	Enable Gain Setting of the Sensor.
6:0	RESERVED	R/W	0x00	Reserved.

### 6.7.1.23 Voltage Sensor 0 Thresholds

# Table 6-35. SENSOR\_V0\_THRESH (Address 0x19)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	RESERVED	R/W	0x0	Reserved.
6:4	SENSE_V0_HI	R/W	0x6	GPIO0/V0 sensor upper limit. When the GPIO0 is configured as a voltage sensor, and the voltage measured is above the SENSE_V0_HI, it triggers the V0_SENSOR_HI alarm in the SENSOR_STATUS register. The max reading can be read from VOLTAGE_SENSOR_V0_MAX.
3	RESERVED	R/W	0x0	Reserved.

Table 6-35. SENSOR\_V0\_THRESH (Address 0x19) (continued)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
2:0	SENSE_V0_LO	R/W	0x2	GPIO0/V0 sensor lower limit. When the GPIO0 is configured as a voltage sensor, and the voltage measured is below the SENSE_V0_LO, it triggers the V0_SENSOR_LOW alarm in the SENSOR_STATUS register. The min reading can be read from VOLTAGE_SENSOR_V0_MIN.

# 6.7.1.24 Voltage Sensor 1 Thresholds

### Table 6-36. SENSOR\_V1\_THRESH (Address 0x1A)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	RESERVED	R/W	0x0	Reserved.
6:4	SENSE_V1_HI	R/W	0x6	GPIO1/V1 sensor upper limit. When the GPIO1 is configured as a voltage sensor, and the voltage measured is above the SENSE_V1_HI, it triggers the V1_SENSOR_HI alarm in the SENSOR_STATUS register. The max reading can be read from VOLTAGE_SENSOR_V1_MAX.
3	RESERVED	R/W	0x0	Reserved.
2:0	SENSE_V1_LO	R/W	0x2	GPIO1/V1 sensor lower limit. When the GPIO1 is configured as a voltage sensor, and the voltage measured is below the SENSE_V1_LO, it triggers the V1_SENSOR_LOW alarm in the SENSOR_STATUS register. The min reading can be read from VOLTAGE_SENSOR_V1_MIN.

### 6.7.1.25 Temperature Sensor Thresholds

# Table 6-37. SENSOR\_T\_THRESH (Address 0x1B)

				` '
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	RESERVED	R/W	0x0	Reserved.
6:4	SENSE_T_HI	R/W	0x6	Temp sensor upper threshold. When the Temp sensor is enabled, and the temperature measured above the SENSE_T_HI limit, it triggers the T_SENSOR_HI alarm in SENSOR_STATUS.
3	RESERVED	R/W	0x0	Reserved.
2:0	SENSE_T_LO	R/W	0x2	Temp sensor lower threshold. When the Temp sensor is enabled, and the temperature measured below the SENSE_T_LO limit, it triggers the T_SENSOR_LOW alarm in SENSOR_STATUS.

#### 6.7.1.26 CSI-2 Alarm Enable

# Table 6-38. ALARM\_CSI\_EN (Address 0x1C)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:6	RESERVED	R/W	0x0	Reserved.
5	CSI_NO_FV_EN	R/W	0x1	CSI-2 No Frame Valid Alarm Enable. 1: Enabled 0: Disabled
4	DPHY_SYNC_ERR_ EN	R/W	0x1	DPHY_SYNC_ERR Alarm Enable. 1: Enabled 0: Disabled
3	DPHY_CTRL_ERR_ EN	R/W	0x1	DPHY_CTRL_ERR Alarm Enable. 1: Enabled 0: Disabled
2	CSI_ECC_2_EN	R/W	0x1	CSI_ECC2 Alarm Enable. 1: Enabled 0: Disabled
1	CSI_CHKSUM_ERR _EN	R/W	0x1	CSI-2 Checksum Error Alarm Enable. 1: Enabled 0: Disabled
0	CSI_LENGTH_ERR _EN	R/W	0x1	CSI-2 Length Error Alarm Enable. 1: Enabled 0: Disabled



#### 6.7.1.27 Alarm Sense Enable

### Table 6-39. ALARM\_SENSE\_EN (Address 0x1D)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:6	RESERVED	R/W	0x0	Reserved.
5	T_OVER	R/W	0x0	Enable Temp Sensor over the high limit alarm.
4	T_UNDER	R/W	0x0	Enable Temp Sensor under the low limit alarm.
3	V1_OVER	R/W	0x0	Enable Voltage1 Sensor over the high limit alarm.
2	V1_UNDER	R/W	0x0	Enable Voltage1 Sensor under the low limit alarm.
1	V0_OVER	R/W	0x0	Enable Voltage0 Sensor over the high limit alarm.
0	V0_UNDER	R/W	0x0	Enable Voltage0 Sensor under the low limit alarm.

#### 6.7.1.28 Back Channel Alarm Enable

# Table 6-40. ALARM\_BC\_EN (Address 0x1E)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	RESERVED	R/W	0x0	Reserved.
6	BCC_TARGET_TO _ERROR_EN	R/W	0x0	Enable BCC_TARGET_TO_ERROR alarm.
5	BCC_TARGET_ER ROR_EN	R/W	0x0	Enable BCC_TARGET_ERROR alarm.
4	BCC_MSTR_TO_E RROR_EN	R/W	0x0	Enable BCC_MSTR_TO_ERROR alarm.
3	BCC_MSTR_ERRO R_EN	R/W	0x0	Enable BCC_MSTR_ERROR alarm.
2	BCC_DATA_ERRO R_EN	R/W	0x0	Enable BCC_DATA_ERROR alarm
1	CRC_ERR_EN	R/W	0x0	Enable CRC_ERR alarm.
0	LINK_DETECT_EN	R/W	0x0	Enable LINK_DETECT alarm.

### 6.7.1.29 CSI-2 Polarity Select

The CSI-2 Polarity Select register allows for changing P/N input polarity for each data lane.

# Table 6-41. CSI\_POL\_SEL (Address 0x20)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:5	RESERVED	R	0x0	Reserved.
4	POLARITY_CLK0	R/W	0x0	CSI-2 CLK lane 0 Polarity.
3	POLARITY_D3	R/W	0x0	CSI-2 Data lane 3 Polarity.
2	POLARITY_D2	R/W	0x0	CSI-2 Data lane 2 Polarity.
1	POLARITY_D1	R/W	0x0	CSI-2 Data lane 1 Polarity.
0	POLARITY_D0	R/W	0x0	CSI-2 Data lane 0 Polarity.

### 6.7.1.30 CSI-2 LP Mode Polarity

The CSI-2 LP Mode Polarity register allows for changing polarity for all clocks and data lanes in Low power mode.

Table 6-42. CSI\_LP\_POLARITY (Address 0x21)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:5	RESERVED	R/W	0x0	Reserved.
4	POL_LP_CLK0	R/W	0x0	LP CSI-2 Clock lane Polarity.
3:0	POL_LP_DATA	R/W	0x0	LP CSI-2 Data lane Polarity.

### 6.7.1.31 CSI-2 High-Speed RX Enable

The CSI-2 High Speed RX Enable register is intended for system debugging and should be set to 0x00 for normal operation.

# Table 6-43. CSI\_EN\_HSRX (Address 0x22)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	RESERVED	R	0x0	Reserved.
6:0	RESERVED	R/W	0x00	Reserved.

#### 6.7.1.32 CSI-2 Low Power Enable

The CSI-2 Low Power Enable register is intended for system debugging.

# Table 6-44. CSI\_EN\_LPRX (Address 0x23)

ВІТ	FIELD	TYPE	DEFAULT	DESCRIPTION
7	RESERVED	R	0x0	Reserved.
6:0	RESERVED	R/W	0x00	Reserved.

#### 6.7.1.33 CSI-2 Termination Enable

The CSI-2 Termination Enable register is intended for system debugging.

# Table 6-45. CSI\_EN\_RXTERM (Address 0x24)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION			
7:4	RESERVED	R/W	0x0	Reserved.			
3	EN_RXTERM_D3	R/W	0x0	Reserved.			
2	EN_RXTERM_D2	R/W	0x0	Reserved.			
1	EN_RXTERM_D1	R/W	0x0	Reserved.			
0	EN_RXTERM_D0	R/W	0x0	Reserved.			

### 6.7.1.34 CSI-2 Packet Header Control

# Table 6-46. CSI\_PKT\_HDR\_TINIT\_CTRL (Address 0x31)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:6	PKT_HDR_SEL_ VC	R/W	0x0	For interleaved VC packet select the VC ID to display the packet header. This is effective only if bit4 is set high (PKT_HDR_VCI_ENABLE).
5	PKT_HDR_ CORRECTED	R/W	0x1	Displays the corrected CSI-2 packet header (in case of error) sent to the receiver     Displays the received CSI-2 packet header from imager
4	PKT_HDR_VCI_E NABLE	R/W	0x0	Enable the CSI-2 packet header selection based on VC for interleaved mode. For interleaved VC packet set this bit to record the packet headers for each VC. For regular data packet ignore this bit.
3	RESERVED	R/W	0x0	Reserved.
2:0	TINIT_TIME	R/W	0x0	CSI-2 Initial Time after power up. Any LP control data are ignored during this time for all CSI-2 lanes. $000=100\mu s$ $001=200\mu s$ $010=300\mu s$ $111=800\mu s$ and so forth.

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: TSER953



### 6.7.1.35 Back Channel Configuration

### Table 6-47. BCC CONFIG (Address 0x32)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	I2C_PASS_ THROUGH_ALL	R/W	0x0	I2C Pass-Through All Transactions. 0: Disabled 1: Enabled
6	I2C_PASS_ THROUGH	R/W	0x0	I2C Pass-Through to Deserializer if decode matches. 0: Pass-Through Disabled 1: Pass-Through Enabled
5	AUTO_ACK_ALL	R/W	0x0	Automatically Acknowledge all I2C writes independent of the forward channel lock state or status of the remote Acknowledge.  1: Enable 0: Disable
4	RESERVED	R/W	0x0	Reserved.
3	RX_PARITY_ CHECKER_ ENABLE	R/W	0x1	Parity Checker Enable. 0: Disable 1: Enable
2	RESERVED	R/W	0x0	Reserved.
1	RESERVED	R/W	0x0	Reserved.
0	RESERVED	R/W	0x1	Reserved.

### 6.7.1.36 Datapath Control 1

# Table 6-48. DATAPATH\_CTL1 (Address 0x33)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:3	RESERVED	R/W	0x00	Reserved.
2	DCA_CRC_EN	R/W	0x1	DCA CRC Enable. If set to a 1, the Forward Channel sends a CRC as part of the DCA sequence. The DCA CRC protects the first 8 bytes of the DCA sequence. The CRC is sent as the 9th byte.
1:0	FC_GPIO_EN	R/W	0x0	Forward Channel GPIO Enable. Configures the number of enabled forward channel GPIOs. 00: GPIOs disabled 01: One GPIO 10: Two GPIOs 11: Four GPIOs

# 6.7.1.37 Remote Partner Capabilities 1

Submit Document Feedback

# Table 6-49. REMOTE\_PAR\_CAP1 (Address 0x35)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	FREEZE_DES_ CAP	R/W	0x0	Freeze Partner Capabilities. Prevent auto-loading of the Partner Capabilities by the Bidirectional Control Channel. The Capabilities are frozen at the values written in registers 0x1E and 0x1F.
6	RESERVED	R/W	0x0	Reserved.
5	BIST_EN	R/W	0x0	Link BIST Enable. This bit indicates the remote partner is requesting BIST operation over the V³Link interface. This field is automatically configured by the Bidirectional Control Channel once back channel link has been detected. Software may overwrite this value, but must also set the FREEZE_DES_CAP bit to prevent overwriting by the Bidirectional Control Channel.

Table 6-49. REMOTE\_PAR\_CAP1 (Address 0x35) (continued)

Table 0-3. Itemo Ite I Alt_OAL (Address 0x00) (Continued)							
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION			
4	MPORT	R/W	0x0	Remote Partner Multi-Port capable.  0 : Remote partner is a single-port deserializer device  1 : Remote partner is a multi-port deserializer device  This field is automatically configured by the Bidirectional Control Channel once back channel link has been detected. Software may overwrite this value, but must also set the FREEZE_DES_CAP bit to prevent overwriting by the Bidirectional Control Channel.			
3:0	PORT_NUM	R/W	0x0	Remote Partner port number. When connected to a multi-port device, this field indicates the port number to which the Serializer is connected. This field is automatically configured by the Bidirectional Control Channel once back channel link has been detected. Software may overwrite this value, but must also set the FREEZE_DES_CAP bit to prevent overwriting by the Bidirectional Control Channel.			

### 6.7.1.38 Partner Deserializer ID

# Table 6-50. DES\_ID (Address 0x37)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:1	DES_ID	R/W	0x3D	Remote Deserializer ID. This field is normally loaded automatically from the remote Deserializer.
0	FREEZE_ DEVICE_ID	R/W		Freeze Deserializer Device ID. Prevent auto-loading of the Deserializer Device ID from the back channel. The ID is frozen at the value written.

# 6.7.1.39 Target 0 ID

### Table 6-51. TARGET ID 0 (Address 0x39)

_					= 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1
	BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
	7:1	TARGET_ID_0	R/W	0x00	7-bit Remote Target Device ID 0. Configures the physical I <sup>2</sup> C address of the remote I <sup>2</sup> C Target device attached to the remote Deserializer. If an I <sup>2</sup> C transaction is addressed to the Target Alias ID0, the transaction is remapped to this address before passing the transaction across the Bidirectional Control Channel to the Deserializer.
	0	RESERVED	R	0x0	Reserved.

# 6.7.1.40 Target 1 ID

# Table 6-52. TARGET\_ID\_1 (Address 0x3A)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:1	TARGET_ID_1	R/W	0x00	7-bit Remote Target Device ID 1. Configures the physical I <sup>2</sup> C address of the remote I <sup>2</sup> C Target device attached to the remote Deserializer. If an I <sup>2</sup> C transaction is addressed to the Target Alias ID1, the transaction is remapped to this address before passing the transaction across the Bidirectional Control Channel to the Deserializer.
0	RESERVED	R	0x0	Reserved.

# 6.7.1.41 Target 2 ID

# Table 6-53. TARGET\_ID\_2 (Address 0x3B)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:1	TARGET_ID_2	R/W	0x00	7-bit Remote Target Device ID 2. Configures the physical I <sup>2</sup> C address of the remote I <sup>2</sup> C Target device attached to the remote Deserializer. If an I <sup>2</sup> C transaction is addressed to the Target Alias ID2, the transaction is remapped to this address before passing the transaction across the Bidirectional Control Channel to the Deserializer.



# Table 6-53. TARGET\_ID\_2 (Address 0x3B) (continued)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
0	RESERVED	R	0x0	Reserved.

### 6.7.1.42 Target 3 ID

# Table 6-54. TARGET\_ID\_3 (Address 0x3C)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:1	TARGET_ID_3	R/W	0×00	7-bit Remote Target Device ID 3. Configures the physical I <sup>2</sup> C address of the remote I <sup>2</sup> C Target device attached to the remote Deserializer. If an I <sup>2</sup> C transaction is addressed to the Target Alias ID3, the transaction is remapped to this address before passing the transaction across the Bidirectional Control Channel to the Deserializer.
0	RESERVED	R	0x0	Reserved.

# 6.7.1.43 Target 4 ID

# Table 6-55. TARGET\_ID\_4 (Address 0x3D)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:1	TARGET_ID_4	R/W	0x00	7-bit Remote Target Device ID 4. Configures the physical I <sup>2</sup> C address of the remote I <sup>2</sup> C Target device attached to the remote Deserializer. If an I <sup>2</sup> C transaction is addressed to the Target Alias ID4, the transaction is remapped to this address before passing the transaction across the Bidirectional Control Channel to the Deserializer.
0	RESERVED	R	0x0	Reserved.

### 6.7.1.44 Target 5 ID

# Table 6-56. TARGET\_ID\_5 (Address 0x3E)

	145.5 0 001 1/11/0210 (//444.000 0//02)							
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION				
7:1	TARGET_ID_5	R/W		7-bit Remote Target Device ID 5. Configures the physical I <sup>2</sup> C address of the remote I <sup>2</sup> C Target device attached to the remote Deserializer. If an I <sup>2</sup> C transaction is addressed to the Target Alias ID5, the transaction is remapped to this address before passing the transaction across the Bidirectional Control Channel to the Deserializer.				
0	RESERVED	R	0x0	Reserved.				

### 6.7.1.45 Target 6 ID

# Table 6-57. TARGET\_ID\_6 (Address 0x3F)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:1	TARGET_ID_6	R/W	0x00	7-bit Remote Target Device ID 6. Configures the physical I <sup>2</sup> C address of the remote I <sup>2</sup> C Target device attached to the remote Deserializer. If an I <sup>2</sup> C transaction is addressed to the Target Alias ID6, the transaction is remapped to this address before passing the transaction across the Bidirectional Control Channel to the Deserializer.
0	RESERVED	R	0x0	Reserved.

### 6.7.1.46 Target 7 ID

# Table 6-58. TARGET\_ID\_7 (Address 0x40)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:1	TARGET_ID_7	R/W	0x00	7-bit Remote Target Device ID 7. Configures the physical I <sup>2</sup> C address of the remote I <sup>2</sup> C Target device attached to the remote Deserializer. If an I <sup>2</sup> C transaction is addressed to the Target Alias ID7, the transaction is remapped to this address before passing the transaction across the Bidirectional Control Channel to the Deserializer.

Table 6-58. TARGET\_ID\_7 (Address 0x40) (continued)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
0	RESERVED	R	0x0	Reserved.

# 6.7.1.47 Target 0 Alias

# Table 6-59. TARGET\_ID\_ALIAS\_0 (Address 0x41)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:1	TARGET_ID_ ALIAS_0	R/W	0x00	7-bit Remote Target Device Alias ID 0. Configures the decoder for detecting transactions designated for an I <sup>2</sup> C Target device attached to the remote Deserializer. The transaction is remapped to the address specified in the Target ID0 register. A value of 0 in this field disables access to the remote I <sup>2</sup> C Target.
0	TARGET_AUTO_ ACK_0	R/W	0x0	Automatically Acknowledge all I2C writes to the remote Target 0 independent of the forward channel lock state or status of the remote Deserializer Acknowledge.  1: Enable 0: Disable This is intended for debugging only and not recommended for normal operation.

# 6.7.1.48 Target 1 Alias

# Table 6-60. TARGET\_ID\_ALIAS\_1 (Address 0x42)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:1	TARGET_ID_ALIA S_1	R/W	0x00	7-bit Remote Target Device Alias ID 1. Configures the decoder for detecting transactions designated for an I <sup>2</sup> C Target device attached to the remote Deserializer. The transaction is remapped to the address specified in the Target ID1 register. A value of 0 in this field disables access to the remote I <sup>2</sup> C Target.
0	TARGET_AUTO_ ACK_1	R/W	0x0	Automatically Acknowledge all I2C writes to the remote Target 1 independent of the forward channel lock state or status of the remote Deserializer Acknowledge.  1: Enable 0: Disable This is intended for debugging only and not recommended for normal operation.

# 6.7.1.49 Target 2 Alias

# Table 6-61. TARGET\_ID\_ALIAS\_2 (Address 0x43)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:1	TARGET_ID_ALIA S_2	R/W	0x00	7-bit Remote Target Device Alias ID 2. Configures the decoder for detecting transactions designated for an I <sup>2</sup> C Target device attached to the remote Deserializer. The transaction is remapped to the address specified in the Target ID2 register. A value of 0 in this field disables access to the remote I <sup>2</sup> C Target.
0	TARGET_AUTO_ ACK_2	R/W	0x0	Automatically Acknowledge all I2C writes to the remote Target 2 independent of the forward channel lock state or status of the remote Deserializer Acknowledge.  1: Enable 0: Disable This is intended for debugging only and not recommended for normal operation.



### 6.7.1.50 Target 3 Alias

# Table 6-62. TARGET\_ID\_ALIAS\_3 (Address 0x44)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:1	TARGET_ID_ALIA S_3	R/W	0x00	7-bit Remote Target Device Alias ID 3. Configures the decoder for detecting transactions designated for an I <sup>2</sup> C Target device attached to the remote Deserializer. The transaction is remapped to the address specified in the Target ID3 register. A value of 0 in this field disables access to the remote I <sup>2</sup> C Target.
0	TARGET_AUTO_ ACK_3	R/W	0x0	Automatically Acknowledge all I2C writes to the remote Target 3 independent of the forward channel lock state or status of the remote Deserializer Acknowledge.  1: Enable 0: Disable This is intended for debugging only and not recommended for normal operation.

# 6.7.1.51 Target 4 Alias

# Table 6-63. TARGET\_ID\_ALIAS\_4 (Address 0x45)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:1	TARGET_ID_ALIA S_4	R/W	0x00	7-bit Remote Target Device Alias ID 4. Configures the decoder for detecting transactions designated for an I <sup>2</sup> C Target device attached to the remote Deserializer. The transaction is remapped to the address specified in the Target ID4 register. A value of 0 in this field disables access to the remote I <sup>2</sup> C Target.
0	TARGET_AUTO_ ACK_4	R/W	0x0	Automatically Acknowledge all I2C writes to the remote Target 4 independent of the forward channel lock state or status of the remote Deserializer Acknowledge.  1: Enable 0: Disable This is intended for debugging only and not recommended for normal operation.

# 6.7.1.52 Target 5 Alias

# Table 6-64. TARGET\_ID\_ALIAS\_5 (Address 0x46)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION	
7:1	TARGET_ID_ALIA S_5	R/W	0x00	7-bit Remote Target Device Alias ID 5. Configures the decoder for detecting transactions designated for an I <sup>2</sup> C Target device attached to the remote Deserializer. The transaction is remapped to the address specified in the Target ID5 register. A value of 0 in this field disables access to the remote I <sup>2</sup> C Target.	
0	TARGET_AUTO_ ACK_5	R/W	0x0	Automatically Acknowledge all I2C writes to the remote Target 5 independent of the forward channel lock state or status of the remote Deserializer Acknowledge.  1: Enable 0: Disable This is intended for debugging only and not recommended for normal operation.	

# 6.7.1.53 Target 6 Alias

# Table 6-65. TARGET\_ID\_ALIAS\_6 (Address 0x47)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:1	TARGET_ID_ALIA S_6	R/W	0x00	7-bit Remote Target Device Alias ID 6. Configures the decoder for detecting transactions designated for an I <sup>2</sup> C Target device attached to the remote Deserializer. The transaction is remapped to the address specified in the Target ID6 register. A value of 0 in this field disables access to the remote I <sup>2</sup> C Target.

Table 6-65. TARGET\_ID\_ALIAS\_6 (Address 0x47) (continued)

	14315 C CO. 17 11 CO. 17 11 CO. 17 (7 1441 CO. 0 X 1. 7 (CO. 1411 1404)						
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION			
0	TARGET_AUTO_ ACK_6	R/W	0x0	Automatically Acknowledge all I2C writes to the remote Target 6 independent of the forward channel lock state or status of the remote Deserializer Acknowledge.  1: Enable 0: Disable This is intended for debugging only and not recommended for normal operation.			

# 6.7.1.54 Target 7 Alias

# Table 6-66. TARGET\_ID\_ALIAS\_7 (Address 0x48)

BIT	FIELD	TYPE	DEFAUL T	DESCRIPTION	
7:1	TARGET_ID_ALIA S_7	R/W	0x00	7-bit Remote Target Device Alias ID 7. Configures the decoder for detecting transactions designated for an I <sup>2</sup> C Target device attached to the remote Deserializer. The transaction is remapped to the address specified in the Target ID7 register. A value of 0 in this field disables access to the remote I <sup>2</sup> C Target.	
0	TARGET_AUTO_ ACK_7	R/W	0x0	Automatically Acknowledge all I2C writes to the remote Target 7 independent of the forward channel lock state or status of the remote Deserializer Acknowledge.  1: Enable 0: Disable This is intended for debugging only and not recommended for normal operation.	

#### 6.7.1.55 Back Channel Control

# Table 6-67. BC\_CTRL (Address 0x49)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:6	RESERVED	R	0x0	Reserved.
5	BIST_CRC_ERR_ CLR	(R/W)/SC	0x0	Clear BIST CRC error counter. 0: Disable clear 1: Enable Clear
4	RESERVED	R/W	0x0	Reserved.
3	CRC_ERR_CLR	(R/W)/SC	0x0	Clear CRC error. 0: Disable clear 1: Enable clear
2:0	LINK_DET_ TIMER	R/W	0x0	TX-RX link detect timer val.

### 6.7.1.56 Revision ID

# Table 6-68. REV\_MASK\_ID (Address 0x50)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:4	REVISION_ID	R	0x2	Revision ID.
3:0	MASK_ID	R	0x0	Mask ID.

#### 6.7.1.57 Device Status

# Table 6-69. Device STS (Address 0x51)

14515 5 501 501100 610 (1441 500 5X61)						
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION		
7	CFG_CKSUM_ STS	R	0x0	Config Checksum Passed. This bit is set following initialization if the Configuration data in the eFuse ROM had a valid checksum.		
6	CFG_INIT_DONE	R	0x0	Power-up initialization complete. This bit is set after Initialization is complete. Configuration from eFuse ROM has completed.		

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: *TSER953* 



# Table 6-69. Device STS (Address 0x51) (continued)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
5:0	RESERVED	R	0x00	Reserved.

#### 6.7.1.58 General Status

### Table 6-70. GENERAL\_STATUS (Address 0x52)

Table 0 70. SERENAL_OTATOO (Addiess 0x02)						
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION		
7	RESERVED	R	0x0	Reserved.		
6	RX_LOCK_ DETECT	R	0x0	Deserializer LOCK status This bit indicates the LOCK status of the Deserializer.		
5	RESERVED	R	0x0	Reserved.		
4	LINK_LOST_ FLAG	R	0x0	Back Channel Link lost Status changed. This bit is set if a change in BC LINK DET lost status has been detected. This bit is cleared upon read of CRC ERR CLR register or HS PLL loses lock.		
3	BIST_CRC_ERR	R	0x0	BIST Error is detected. The BIST_ERR_CNT register contain the number of Back Channel BIST errors.		
2	HS_PLL_LOCK	R	0x1	Forward Channel High speed PLL lock flag.		
1	CRC_ERR	R	0x0	Back Channel CRC error detected. This bit is set when the back channel errors detected when BC LINK DET is asserted. This bit is cleared upon read of CRC_ERR_CLR register.		
0	LINK_DET	R	0x1	Back Channel Link detect. This bit is set when BC link is valid.		

#### 6.7.1.59 GPIO Pin Status

# Table 6-71. GPIO\_PIN\_STS For Input State Only (Address 0x53)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:4	RESERVED	R	0x0	Reserved.
3:0	GPIO_STS	R	0x0	GPIO Pin Status. This register reads the current values on GPIO pins. GPIO pin statuses are only updated when the GPIO is configured as an input. Bit 3 reads the GPIO3 pin status. Bit 2 reads the GPIO2 pin status. Bit 1 reads the GPIO1 pin status. Bit 0 reads the GPIO0 pin status.

### 6.7.1.60 BIST Error Count

# Table 6-72. BIST\_ERR\_CNT (Address 0x54)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	BIST_BC_ ERRCNT	R	0x00	CRC error count in BIST mode.

### 6.7.1.61 CRC Error Count 1

### Table 6-73. CRC\_ERR\_CNT1 (Address 0x55)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	CRC_ERR_CNT1	R	0x00	CRC Error count (LSB).

#### 6.7.1.62 CRC Error Count 2

Submit Document Feedback

### Table 6-74. CRC ERR CNT2 (Address 0x56)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	CRC_ERR_CNT2	R	0x00	CRC Error count (MSB).

#### 6.7.1.63 Sensor Status

# Table 6-75. SENSOR\_STATUS (Address 0x57)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:6	RESERVED	R	0x0	Reserved.
5	T_SENSOR_HI	R	0x0	When set, this bit indicates that Internal Temperature Sensor is above SENSE_T_HI limit. This bit is cleared upon read.
4	T_SENSOR_ LOW	R	0x0	When set, this bit indicates that Internal Temperature Sensor is below SENSE_T_LO limit. This bit is cleared upon read.
3	V1_SENSOR_ HI	R	0x0	When set, this bit indicates that GPIO1 input is above SENSE_V1_HI limit. This bit is cleared upon read.
2	V1_SENSOR_ LOW	R	0x0	When set, this bit indicates that GPIO1 input is below SENSO_V1_LO limit. This bit is cleared upon read.
1	V0_SENSOR_ HI	R	0x0	When set, this bit indicates that GPIO0 input is above SENSE_V0_HI limit. This bit will be cleared upon read.
0	V0_SENSOR_ LOW	R	0x0	When set, this bit indicates that GPIO0 input is below SENSO_V0_LO limit. This bit will be cleared upon read.

#### 6.7.1.64 Sensor V0

# Table 6-76. SENSOR\_V0 (Address 0x58)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	RESERVED	R/W	0x0	Reserved.
6:4	VOLTAGE_ SENSOR_V0_ MAX	RC	0x0	GPIO0 Voltage sensor max reading when the GPIO0 voltage is above SENSE_V0_HI limit. This bit is cleared upon read. 0 indicates alarm has not been triggered.
3	RESERVED	R/W	0x0	Reserved.
2:0	VOLTAGE_ SENSOR_V0_ MIN	RC	0x7	GPIO0 Voltage sensor min reading when GPIO0 voltage is below SENSE_V0_LO limit. This bit is cleared upon read. 7 indicates alarm has not been triggered.

### 6.7.1.65 Sensor V1

# Table 6-77. SENSOR\_V1 (Address 0x59)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	RESERVED	R/W	0x0	Reserved.
6:4	VOLTAGE_ SENSOR_V1_ MAX	RC	0x0	GPIO1 Voltage sensor max reading when the GPIO1 voltage is above SENSE_V1_HI limit. This bit is cleared upon read.  0 indicates alarm has not been triggered.
3	RESERVED	R/W	0x0	Reserved.
2:0	VOLTAGE_ SENSOR_V1_ MIN	RC	0x7	GPIO1 Voltage sensor min reading when GPIO1 voltage is below SENSE_V1_LO limit. This bit is cleared upon read. 7 indicates alarm has not been triggered.

### 6.7.1.66 Sensor T

# Table 6-78. SENSOR\_T (Address 0x5A)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	RESERVED	R/W	0x0	Reserved.
6:4	TEMP_MAX	RC	0x0	Internal Temperature sensor maximum reading when temperature is above SENSE_T_HI limit. This bit is cleared upon read. 0 indicates alarm has not been triggered.
3	RESERVED	R/W	0x0	Reserved
2:0	TEMP_MIN	RC	0x7	Internal Temperature sensor minimum reading when temperature is below SENSE_T_LO limit. This bit is cleared upon read. 7 indicates alarm has not been triggered.



#### 6.7.1.67 CSI-2 Error Count

# Table 6-79. CSI\_ERR\_CNT (Address 0x5C)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	CSI_ERR_CNT	RC	0x00	CSI-2 Error Counter Register. This register counts the number of CSI-2 packets received with errors since the last read of the counter.

#### 6.7.1.68 CSI-2 Error Status

# Table 6-80. CSI\_ERR\_STATUS (Address 0x5D)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:4	RESERVED	R	0x0	Reserved.
3	LINE_LEN_ MISMATCH	R/RC	0x0	Indicates Line length less than the received Packet header Word count.
2	CHKSUM_ERR	R/RC	0x0	Indicates a checksum error detected in the incoming data (uncorrectable).
1	ECC_2BIT_ERR	R/RC	0x0	Indicates a 2-Bit Ecc error (uncorrectable) in the Packet header.
0	ECC_1BIT_ERR	R/RC	0x0	Indicates a 1-Bit Ecc error detected in the Packet header.

#### 6.7.1.69 CSI-2 Errors Data Lanes 0 and 1

#### Table 6-81. CSI ERR DLANE01 (Address 0x5E)

	Table 0 01. 001_EIRIT_DEARLEOT (Addition 0 Acce)							
BIT	FIELD	TYPE	DEFAULT	DESCRIPTION				
7	SOT_ERROR_1	R	0x0	Lane 1: Single-bit Error in SYNC Sequence - Correctable.				
6	SOT_SYNC_ ERROR_1	R	0x0	Lane 1: Multi-bit Error in SYNC Sequence - Uncorrectable.				
5	CNTRL_ERR_ HSRQST_1	R	0x0	Lane 1: Control Error in HS Request Mode.				
4	RESERVED	R	0x0	Reserved.				
3	SOT_ERROR_0	R	0x0	Lane 0: Single-bit Error in SYNC Sequence - Correctable.				
2	SOT_SYNC_ ERROR_0	R	0x0	Lane 0: Multi-bit Error in SYNC Sequence - Uncorrectable.				
1	CNTRL_ERR_ HSRQST_0	R	0x0	Lane 0: Control Error in HS Request Mode.				
0	RESERVED	R	0x0	Reserved.				

### 6.7.1.70 CSI-2 Errors Data Lanes 2 and 3

# Table 6-82. CSI\_ERR\_DLANE23 (Address 0x5F)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	SOT_ERROR_3	R	0x0	Lane 3: Single-bit Error in SYNC Sequence - Correctable.
6	SOT_SYNC_ ERROR_3	R	0x0	Lane 3: Multi-bit Error in SYNC Sequence - Uncorrectable.
5	CNTRL_ERR_ HSRQST_3	R	0x0	Lane 3: Control Error in HS Request Mode.
4	RESERVED	R	0x0	Reserved.
3	SOT_ERROR_2	R	0x0	Lane 2: Single-bit Error in SYNC Sequence - Correctable.
2	SOT_SYNC_ ERROR_2	R	0x0	Lane 2: Multi-bit Error in SYNC Sequence - Uncorrectable.
1	CNTRL_ERR_ HSRQST_2	R	0x0	Lane 2: Control Error in HS Request Mode.
0	RESERVED	R	0x0	Reserved.

#### 6.7.1.71 CSI-2 Errors Clock Lane

# Table 6-83. CSI\_ERR\_CLK\_LANE (Address 0x60)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:2	RESERVED	R	0x00	Reserved.
1	CNTRL_ERR_ HSRQST_CK0	R	0x0	Clk Lane: Control Error in HS Request Mode.
0	RESERVED	R	0x0	Reserved.

#### 6.7.1.72 CSI-2 Packet Header Data

# Table 6-84. CSI\_PKT\_HDR\_VC\_ID (Address 0x61)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:6	LONG_PKT_ VCHNL_ID	R	0x0	Virtual Channel ID from CSI-2 Packet header.
5:0	LONG_PKT_ DATA_ID	R	0x00	Data ID from CSI-2 Packet header.

#### 6.7.1.73 Packet Header Word Count 0

# Table 6-85. PKT\_HDR\_WC\_LSB (Address 0x62)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	LONG_PKT_ WRD_CNT_ LSB	R	0x00	Payload count lower byte from CSI-2 Packet header.

#### 6.7.1.74 Packet Header Word Count 1

### Table 6-86. PKT\_HDR\_WC\_MSB (Address 0x63)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	LONG_PKT_W RD_CNT_ MSB	R	0x00	Payload count upper byte from CSI-2 Packet header.

#### 6.7.1.75 CSI-2 ECC

# Table 6-87. CSI\_ECC (Address 0x64)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7	LINE_ LENGTH_ CHANGE	R	0x0	Indicates Line length change detected per frame.
6	RESERVED	R	0x0	Reserved.
5:0	CSI-2_ECC	R	0x00	CSI-2 ECC byte from packet header.

### 6.7.1.76 IND\_ACC\_CTL

# Table 6-88. IND\_ACC\_CTL (Address 0xB0)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:5	RESERVED	R	0x0	Reserved.
4:2	IA_SEL	R/W	0x0	Indirect Register Select: Selects target for register access 000 : PATGEN 001 : V3Link TX Registers
1	IA_AUTO_INC	R/W	0x0	Indirect Access Auto Increment: Enables auto-increment mode. Upon completion of a read or write, the register address is automatically incremented by 1.



# Table 6-88. IND\_ACC\_CTL (Address 0xB0) (continued)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
0	IA_READ	R/W	0x0	Indirect Access Read: Setting this allows generation of a read strobe to the selected register block upon setting of the IND_ACC_ADDR register. In auto-increment mode, read strobes are also asserted following a read of the IND_ACC_DATA register. This function is only required for blocks that need to pre-fetch register data.

### 6.7.1.77 IND\_ACC\_ADDR

### Table 6-89. IND\_ACC\_ADDR (Address 0xB1)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	IND_ACC_ ADDR	R/W	0x00	Indirect Access Register Offset: This register contains the 8-bit register offset for the indirect access.

### 6.7.1.78 IND\_ACC\_DATA

# Table 6-90. IND\_ACC\_DATA (Address 0xB2)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	IND_ACC_ DATA	R/W	0x00	Indirect Access Register Data: Writing this register causes an indirect write of the IND_ACC_DATA value to the selected analog block register. Reading this register returns the value of the selected analog block register.

### 6.7.1.79 V3LINK\_TX\_ID0

### Table 6-91. V3LINK\_TX\_ID0 (Address 0xF0)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	V3LINK_TX_ ID0	R	0x5F	V3LINK_TX_ID0: First byte ID code: '_'.

### 6.7.1.80 V3LINK\_TX\_ID1

# Table 6-92. V3LINK\_TX\_ID1 (Address 0xF1)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION	
7:0	V3LINK_TX_ ID1	R	0x55	V3LINK_TX_ID1: 2nd byte of ID code: 'U'.	

# 6.7.1.81 V3LINK\_TX\_ID2

# Table 6-93. V3LINK\_TX\_ID2 (Address 0xF2)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION	
7:0	V3LINK_TX_ ID2	R	0x42	V3LINK_TX_ID2: 3rd byte of ID code: 'B'.	

# 6.7.1.82 V3LINK\_TX\_ID3

# Table 6-94. V3LINK\_TX\_ID3 (Address 0xF3)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION
7:0	V3LINK_TX_ ID3	R	0x39	V3LINK_TX_ID3: 4th byte of ID code: '9'.

### 6.7.1.83 V3LINK\_TX\_ID4

### Table 6-95, V3LINK TX ID4 (Address 0xF4)

Table 0-33. Valiar_17_ib+ (Address 0X1 +)							
BIT	FIELD	TYPE	DEFAULT DESCRIPTION				
7:0	V3LINK_TX_ ID4	R	0x35	V3LINK_TX_ID4: 5th byte of ID code: '5'.			



# 6.7.1.84 V3LINK\_TX\_ID5

# Table 6-96. V3LINK\_TX\_ID5 (Address 0xF5)

BIT	FIELD	TYPE	DEFAULT	DESCRIPTION	
7:0	V3LINK_TX_ ID5	R	0x33	V3LINK_TX_ID5: 6th byte of ID code: '3'.	



### 6.7.2 Indirect Access Registers

Several functional blocks include register sets contained in the Indirect Access map (Table 6-97); that is, Pattern Generator, and Analog controls. Register access is provided through an indirect access mechanism through the Indirect Access registers (IND\_ACC\_CTL, IND\_ACC\_ADDR, and IND\_ACC\_DATA). These registers are located at offsets 0xB0-0xB2 in the main register space.

The indirect address mechanism involves setting the control register to select the desired block, setting the register offset address, and reading or writing the data register. In addition, an auto-increment function is provided in the control register to automatically increment the offset address following each read or write of the data register.

For writes, the process is as follows:

- 1. Write to the IND\_ACC\_CTL register to select the desired register block
- 2. Write to the IND\_ACC\_ADDR register to set the register offset
- 3. Write the data value to the IND ACC DATA register

If auto-increment is set in the IND\_ACC\_CTL register, repeating step 3 writes additional data bytes to subsequent register offset locations.

For reads, the process is as follows:

- 1. Write to the IND ACC CTL register to select the desired register block
- 2. Write to the IND\_ACC\_ADDR register to set the register offset
- 3. Read from the IND\_ACC\_DATA register

If auto-increment is set in the IND\_ACC\_CTL register, repeating step 3 reads additional data bytes from subsequent register offset locations.

Table 6-97. Indirect Register Map Descriptions

0xB0[4:2] (IA_SEL)	PAGE/BLOCK	INDIRECT REGISTER PAGE DESCRIPTION
000	0	Pattern Generator
001	1	V3Link TX Registers



### 6.7.2.1 PATGEN Registers

Table 6-98 lists the memory-mapped registers for the PATGEN registers. All register offset addresses not listed in Table 6-98 should be considered as reserved locations and the register contents should not be modified.

Table 6-98. PATGEN Registers

Table 6-30. FATGEN Registers						
Address	Acronym	Register Name	Section			
0x1	PGEN_CTL	PGEN_CTL	Go			
0x2	PGEN_CFG	PGEN_CFG	Go			
0x3	PGEN_CSI_DI	PGEN_CSI_DI	Go			
0x4	PGEN_LINE_SIZE1	PGEN_LINE_SIZE1	Go			
0x5	PGEN_LINE_SIZE0	PGEN_LINE_SIZE0	Go			
0x6	PGEN_BAR_SIZE1	PGEN_BAR_SIZE1	Go			
0x7	PGEN_BAR_SIZE0	PGEN_BAR_SIZE0	Go			
0x8	PGEN_ACT_LPF1	PGEN_ACT_LPF1	Go			
0x9	PGEN_ACT_LPF0	PGEN_ACT_LPF0	Go			
0xA	PGEN_TOT_LPF1	PGEN_TOT_LPF1	Go			
0xB	PGEN_TOT_LPF0	PGEN_TOT_LPF0	Go			
0xC	PGEN_LINE_PD1	PGEN_LINE_PD1	Go			
0xD	PGEN_LINE_PD0	PGEN_LINE_PD0	Go			
0xE	PGEN_VBP	PGEN_VBP	Go			
0xF	PGEN_VFP	PGEN_VFP	Go			
0x10	PGEN_COLOR0	PGEN_COLOR0	Go			
0x11	PGEN_COLOR1	PGEN_COLOR1	Go			
0x12	PGEN_COLOR2	PGEN_COLOR2	Go			
0x13	PGEN_COLOR3	PGEN_COLOR3	Go			
0x14	PGEN_COLOR4	PGEN_COLOR4	Go			
0x15	PGEN_COLOR5	PGEN_COLOR5	Go			
0x16	PGEN_COLOR6	PGEN_COLOR6	Go			
0x17	PGEN_COLOR7	PGEN_COLOR7	Go			
0x18	PGEN_COLOR8	PGEN_COLOR8	Go			
0x19	PGEN_COLOR9	PGEN_COLOR9	Go			
0x1A	PGEN_COLOR10	PGEN_COLOR10	Go			
0x1B	PGEN_COLOR11	PGEN_COLOR11	Go			
0x1C	PGEN_COLOR12	PGEN_COLOR12	Go			
0x1D	PGEN_COLOR13	PGEN_COLOR13	Go			
0x1E	PGEN_COLOR14	PGEN_COLOR14	Go			
0x1F	PGEN_COLOR15	PGEN_COLOR15	Go			

Complex bit access types are encoded to fit into small table cells. Table 6-99 shows the codes that are used for access types in this section.

**Table 6-99. PATGEN Access Type Codes** 

		7100000 13/00 00000			
Access Type	Code	Description			
Read Type					
R	R	Read			
Write Type					
W	W	Write			
Reset or Default Value					

Copyright © 2024 Texas Instruments Incorporated



Table 6-99. PATGEN Access Type Codes (continued)

		<u> </u>
Access Type	Code	Description
-n		Value after reset or the default value

# 6.7.2.1.1 PGEN\_CTL Register (Address = 0x1) [Default = 0x00]

PGEN\_CTL is shown in Table 6-100.

Return to the Summary Table.

Table 6-100. PGEN\_CTL Register Field Descriptions

Bit	Field	Туре	Default	Description
7:1	RESERVED	R	0x0	Reserved
0	PGEN_ENABLE	R/W		Pattern Generator Enable 1: Enable Pattern Generator 0: Disable Pattern Generator

### 6.7.2.1.2 PGEN\_CFG Register (Address = 0x2) [Default = 0x33]

PGEN\_CFG is shown in Table 6-101.

Return to the Summary Table.

### Table 6-101. PGEN\_CFG Register Field Descriptions

Bit	Field	Туре	Default	Description
7	PGEN_FIXED_EN	R/W	0x0	Fixed Pattern Enable Setting this bit enables Fixed Color Patterns. 0: Send Color Bar Pattern 1: Send Fixed Color Pattern
6	RESERVED	R	0x0	Reserved
5:4	NUM_CBARS	R/W	0x3	Number of Color Bars 00: 1 Color Bar 01: 2 Color Bars 10: 4 Color Bars 11: 8 Color Bars
3:0	BLOCK_SIZE	R/W	0x3	Block Size. For Fixed Color Patterns, this field controls the size of the fixed color field in bytes. Allowed values are 1 to 12.

# 6.7.2.1.3 PGEN\_CSI\_DI Register (Address = 0x3) [Default = 0x24]

PGEN\_CSI\_DI is shown in Table 6-102.

Return to the Summary Table.

# Table 6-102. PGEN\_CSI\_DI Register Field Descriptions

Bit	Field	Туре	Default	Description
7:6	PGEN_CSI_VC	R/W	0x0	CSI Virtual Channel Identifier This field controls the value sent in the CSI packet for the Virtual Channel Identifier
5:0	PGEN_CSI_DT	R/W	0x24	CSI Data Type This field controls the value sent in the CSI packet for the Data Type. The default value (0x24) indicates RGB888.

# 6.7.2.1.4 PGEN\_LINE\_SIZE1 Register (Address = 0x4) [Default = 0x07]

PGEN\_LINE\_SIZE1 is shown in Table 6-103.

Return to the Summary Table.

# Table 6-103. PGEN\_LINE\_SIZE1 Register Field Descriptions

		<b>-</b>		<u> </u>
Bit	Field	Туре	Default	Description
7:0	PGEN_LINE_SIZE[15:8]	R/W		Most significant byte of the Pattern Generator line size. This is the active line length in bytes. Default setting is for 1920 bytes for a 640 pixel line width.

# 6.7.2.1.5 PGEN\_LINE\_SIZE0 Register (Address = 0x5) [Default = 0x80]

PGEN\_LINE\_SIZE0 is shown in Table 6-104.

Return to the Summary Table.

### Table 6-104. PGEN\_LINE\_SIZEO Register Field Descriptions

Bit	Field	Туре	Default	Description
7:0	PGEN_LINE_SIZE[7:0]	R/W		Least significant byte of the Pattern Generator line size. This is the active line length in bytes. Default setting is for 1920 bytes for a 640 pixel line width.

# 6.7.2.1.6 PGEN\_BAR\_SIZE1 Register (Address = 0x6) [Default = 0x00]

PGEN\_BAR\_SIZE1 is shown in Table 6-105.

Return to the Summary Table.

#### Table 6-105. PGEN BAR SIZE1 Register Field Descriptions

Bit	Field	Туре	Default	Description
7:0	PGEN_BAR_SIZE[15:8]	R/W		Most significant byte of the Pattern Generator color bar size. This is the active length in bytes for the color bars. This value is used for all except the last color bar. The last color bar is determined by the remaining bytes as defined by the PGEN_LINE_SIZE value.

### 6.7.2.1.7 PGEN\_BAR\_SIZE0 Register (Address = 0x7) [Default = 0xF0]

PGEN\_BAR\_SIZE0 is shown in Table 6-106.

Return to the Summary Table.

### Table 6-106. PGEN\_BAR\_SIZE0 Register Field Descriptions

Bit	Field	Туре	Default	Description
7:0	PGEN_BAR_SIZE[7:0]	R/W		Least significant byte of the Pattern Generator color bar size. This is the active length in bytes for the color bars. This value is used for all except the last color bar. The last color bar is determined by the remaining bytes as defined by the PGEN_LINE_SIZE value.

Product Folder Links: TSER953

### 6.7.2.1.8 PGEN\_ACT\_LPF1 Register (Address = 0x8) [Default = 0x01]

PGEN\_ACT\_LPF1 is shown in Table 6-107.

Return to the Summary Table.



Table 6-107. PGEN\_ACT\_LPF1 Register Field Descriptions

Bit	Field	Туре	Default	Description
7:0	PGEN_ACT_LPF[15:8]	R/W		Active Lines Per Frame Most significant byte of the number of active lines per frame. Default setting is for 480 active lines per frame.

### 6.7.2.1.9 PGEN\_ACT\_LPF0 Register (Address = 0x9) [Default = 0xE0]

PGEN\_ACT\_LPF0 is shown in Table 6-108.

Return to the Summary Table.

Table 6-108. PGEN\_ACT\_LPF0 Register Field Descriptions

Bit	Field	Туре	Default	Description
7:0	PGEN_ACT_LPF[7:0]	R/W		Active Lines Per Frame Least significant byte of the number of active lines per frame. Default setting is for 480 active lines per frame.

### 6.7.2.1.10 PGEN\_TOT\_LPF1 Register (Address = 0xA) [Default = 0x02]

PGEN\_TOT\_LPF1 is shown in Table 6-109.

Return to the Summary Table.

Table 6-109. PGEN\_TOT\_LPF1 Register Field Descriptions

Bit	Field	Туре	Default	Description
7:0	PGEN_TOT_LPF[15:8]	R/W	0x2	Total Lines Per Frame Most significant byte of the number of total lines per frame including vertical blanking

### 6.7.2.1.11 PGEN\_TOT\_LPF0 Register (Address = 0xB) [Default = 0x0D]

PGEN\_TOT\_LPF0 is shown in Table 6-110.

Return to the Summary Table.

Table 6-110, PGEN TOT LPF0 Register Field Descriptions

_					
	Bit	Field	Туре	Default	Description
	7:0	PGEN_TOT_LPF[7:0]	R/W	0xD	Total Lines Per Frame Least significant byte of the number of total lines per frame including vertical blanking

# 6.7.2.1.12 PGEN\_LINE\_PD1 Register (Address = 0xC) [Default = 0x0C]

PGEN\_LINE\_PD1 is shown in Table 6-111.

Return to the Summary Table.

### Table 6-111. PGEN LINE PD1 Register Field Descriptions

_					
	Bit	Field	Туре	Default	Description
	7:0	PGEN_LINE_PD[15:8]	R/W	0xC	Line Period
					Most significant byte of the line period in 40/FC units.

### 6.7.2.1.13 PGEN\_LINE\_PD0 Register (Address = 0xD) [Default = 0x67]

PGEN\_LINE\_PD0 is shown in Table 6-112.

Return to the Summary Table.

### Table 6-112. PGEN\_LINE\_PD0 Register Field Descriptions

Bit	Field	Туре	Default	Description
7:0	PGEN_LINE_PD[7:0]	R/W	0x67	Line Period
				Most significant byte of the line period in 40/FC units.

### 6.7.2.1.14 PGEN\_VBP Register (Address = 0xE) [Default = 0x21]

PGEN\_VBP is shown in Table 6-113.

Return to the Summary Table.

### Table 6-113. PGEN\_VBP Register Field Descriptions

Bit	Field	Туре	Default	Description
7:0	PGEN_VBP	R/W		Vertical Back Porch This value provides the vertical back porch portion of the vertical blanking interval. This value provides the number of blank lines between the FrameStart packet and the first video data packet.

### 6.7.2.1.15 PGEN\_VFP Register (Address = 0xF) [Default = 0x0A]

PGEN\_VFP is shown in Table 6-114.

Return to the Summary Table.

# Table 6-114. PGEN\_VFP Register Field Descriptions

Bit	Field	Туре	Default	Description
7:0	PGEN_VFP	R/W		Vertical Front Porch This value provides the vertical front porch portion of the vertical blanking interval. This value provides the number of blank lines between the last video line and the FrameEnd packet.

# 6.7.2.1.16 PGEN\_COLOR0 Register (Address = 0x10) [Default = 0xAA]

PGEN\_COLOR0 is shown in Table 6-115.

Return to the Summary Table.

# Table 6-115. PGEN\_COLOR0 Register Field Descriptions

Bit	Field	Туре	Default	Description
7:0	PGEN_COLOR0	R/W		Pattern Generator Color 0 For Reference Color Bar Patterns, this register controls the byte data value sent during color bar 0. For Fixed Color Patterns, this register controls the first byte of the fixed color pattern.

### 6.7.2.1.17 PGEN\_COLOR1 Register (Address = 0x11) [Default = 0x33]

PGEN\_COLOR1 is shown in Table 6-116.

Return to the Summary Table.

Copyright © 2024 Texas Instruments Incorporated



Table 6-116. PGEN\_COLOR1 Register Field Descriptions

Bit	Field	Туре	Default	Description
7:0	PGEN_COLOR1	R/W		Pattern Generator Color 1 For Reference Color Bar Patterns, this register controls the byte data value sent during color bar 1. For Fixed Color Patterns, this register controls the second byte of the fixed color pattern.

### 6.7.2.1.18 PGEN\_COLOR2 Register (Address = 0x12) [Default = 0xF0]

PGEN\_COLOR2 is shown in Table 6-117.

Return to the Summary Table.

Table 6-117. PGEN\_COLOR2 Register Field Descriptions

Bit	Field	Туре	Default	Description
7:0	PGEN_COLOR2	R/W		Pattern Generator Color 2 For Reference Color Bar Patterns, this register controls the byte data value sent during color bar 2. For Fixed Color Patterns, this register controls the third byte of the fixed color pattern.

# 6.7.2.1.19 PGEN\_COLOR3 Register (Address = 0x13) [Default = 0x7F]

PGEN\_COLOR3 is shown in Table 6-118.

Return to the Summary Table.

Table 6-118. PGEN COLOR3 Register Field Descriptions

	14510 0			rtogictor riola Becompaione
Bit	Field	Туре	Default	Description
7:0	PGEN_COLOR3	R/W	0x7F	Pattern Generator Color 3 For Reference Color Bar Patterns, this register controls the byte data value sent during color bar 3. For Fixed Color Patterns, this register controls the fourth byte of the fixed color pattern.
		1	I	inca color pattern.

# 6.7.2.1.20 PGEN\_COLOR4 Register (Address = 0x14) [Default = 0x55]

PGEN\_COLOR4 is shown in Table 6-119.

Return to the Summary Table.

### Table 6-119. PGEN\_COLOR4 Register Field Descriptions

			_	I
Bit	Field	Туре	Default	Description
7:0	PGEN_COLOR4	R/W		Pattern Generator Color 4 For Reference Color Bar Patterns, this register controls the byte data value sent during color bar 4. For Fixed Color Patterns, this register controls the fifth byte of the fixed color pattern.

# 6.7.2.1.21 PGEN\_COLOR5 Register (Address = 0x15) [Default = 0xCC]

PGEN\_COLOR5 is shown in Table 6-120.

Return to the Summary Table.

Table 6-120. PGEN\_COLOR5 Register Field Descriptions

Bit	Field	Туре	Default	Description
7:0	PGEN_COLOR5	R/W		Pattern Generator Color 5 For Reference Color Bar Patterns, this register controls the byte data value sent during color bar 5. For Fixed Color Patterns, this register controls the sixth byte of the fixed color pattern.

### 6.7.2.1.22 PGEN\_COLOR6 Register (Address = 0x16) [Default = 0x0F]

PGEN\_COLOR6 is shown in Table 6-121.

Return to the Summary Table.

### Table 6-121. PGEN\_COLOR6 Register Field Descriptions

_					
	Bit	Field	Туре	Default	Description
	7:0	PGEN_COLOR6	R/W		Pattern Generator Color 6 For Reference Color Bar Patterns, this register controls the byte data value sent during color bar 6. For Fixed Color Patterns, this register controls the seventh byte of the fixed color pattern.

# 6.7.2.1.23 PGEN\_COLOR7 Register (Address = 0x17) [Default = 0x80]

PGEN\_COLOR7 is shown in Table 6-122.

Return to the Summary Table.

# Table 6-122. PGEN\_COLOR7 Register Field Descriptions

Bit	Field	Туре	Default	Description
7:0	PGEN_COLOR7	R/W	0x80	Pattern Generator Color 7 For Reference Color Bar Patterns, this register controls the byte data value sent during color bar 7. For Fixed Color Patterns, this register controls the eighth byte of the fixed color pattern.

# 6.7.2.1.24 PGEN\_COLOR8 Register (Address = 0x18) [Default = 0x00]

PGEN\_COLOR8 is shown in Table 6-123.

Return to the Summary Table.

### Table 6-123. PGEN\_COLOR8 Register Field Descriptions

			_	
Bit	Field	Туре	Default	Description
7:0	PGEN_COLOR8	R/W	0x0	Pattern Generator Color 8 For Fixed Color Patterns, this register controls the ninth byte of the fixed color pattern.

Product Folder Links: TSER953

### 6.7.2.1.25 PGEN\_COLOR9 Register (Address = 0x19) [Default = 0x00]

PGEN\_COLOR9 is shown in Table 6-124.

Return to the Summary Table.



Table 6-124. PGEN\_COLOR9 Register Field Descriptions

Bit	Field	Туре	Default	Description
7:0	PGEN_COLOR9	R/W		Pattern Generator Color 9 For Fixed Color Patterns, this register controls the tenth byte of the fixed color pattern.

### 6.7.2.1.26 PGEN\_COLOR10 Register (Address = 0x1A) [Default = 0x00]

PGEN\_COLOR10 is shown in Table 6-125.

Return to the Summary Table.

Table 6-125. PGEN\_COLOR10 Register Field Descriptions

Bit	Field	Туре	Default	Description
7:0	PGEN_COLOR10	R/W		Pattern Generator Color 10 For Fixed Color Patterns, this register controls the eleventh byte of the fixed color pattern.

### 6.7.2.1.27 PGEN\_COLOR11 Register (Address = 0x1B) [Default = 0x00]

PGEN\_COLOR11 is shown in Table 6-126.

Return to the Summary Table.

Table 6-126. PGEN\_COLOR11 Register Field Descriptions

Bit	Field	Туре	Default	Description
7:0	PGEN_COLOR11	R/W	0x0	Pattern Generator Color 11 For Fixed Color Patterns, this register controls the twelfth byte of the fixed color pattern.

# 6.7.2.1.28 PGEN\_COLOR12 Register (Address = 0x1C) [Default = 0x00]

PGEN\_COLOR12 is shown in Table 6-127.

Return to the Summary Table.

Table 6-127, PGEN COLOR12 Register Field Descriptions

Bit	Field	Туре	Default	Description			
7:0	PGEN_COLOR12	R/W		Pattern Generator Color 12 For Fixed Color Patterns, this register controls the thirteenth byte of the fixed color pattern.			

# 6.7.2.1.29 PGEN\_COLOR13 Register (Address = 0x1D) [Default = 0x00]

PGEN\_COLOR13 is shown in Table 6-128.

Return to the Summary Table.

### Table 6-128. PGEN\_COLOR13 Register Field Descriptions

Bit	Field	Туре	Default	Description
7:0	PGEN_COLOR13	R/W		Pattern Generator Color 13 For Fixed Color Patterns, this register controls the fourteenth byte of the fixed color pattern.

# 6.7.2.1.30 PGEN\_COLOR14 Register (Address = 0x1E) [Default = 0x00]

PGEN\_COLOR14 is shown in Table 6-129.

Return to the Summary Table.

# Table 6-129. PGEN\_COLOR14 Register Field Descriptions

Bit	Field	Туре	Default	Description
7:0	PGEN_COLOR14	R/W		Pattern Generator Color 14 For Fixed Color Patterns, this register controls the fifteenth byte of the fixed color pattern.

# 6.7.2.1.31 PGEN\_COLOR15 Register (Address = 0x1F) [Default = 0x00]

PGEN\_COLOR15 is shown in Table 6-130.

Return to the Summary Table.

# Table 6-130. PGEN\_COLOR15 Register Field Descriptions

E	Bit	Field	Туре	Default	Description
7	7:0	PGEN_COLOR15	R/W		Pattern Generator Color 15 For Fixed Color Patterns, this register controls the sixteenth byte of the fixed color pattern.



#### 6.7.2.2 V3Link TX Registers

Table 6-131 lists the memory-mapped registers for the V3Link TX registers. All register offset addresses not listed in Table 6-131 should be considered as reserved locations and the register contents should not be modified.

Table 6-131. V3Link TX Registers

Address	Acronym	Register Name	Section
0x4B	TEMP_RAMP_DYNAMIC_CFG		Go
0x4C	TEMP_RAMP_STATIC_CFG		Go

Complex bit access types are encoded to fit into small table cells. Table 6-132 shows the codes that are used for access types in this section.

Table 6-132. V3Link TX Access Type Codes

Access Type	Code	Description				
Read Type	Read Type					
R	R	Read				
Write Type						
W	W	Write				
Reset or Default Value	Reset or Default Value					
-n		Value after reset or the default value				

### 6.7.2.2.1 TEMP\_RAMP\_DYNAMIC\_CFG Register (Address = 0x4B) [Default = 0x8X]

TEMP\_RAMP\_DYNAMIC\_CFG is shown in Table 6-133.

Return to the Summary Table.

Table 6-133. TEMP\_RAMP\_DYNAMIC\_CFG Register Field Descriptions

Bit	Field	Туре	Default	Description
7	RESERVED	R/W	0x1	Reserved
6	RESERVED	R/W	0x0	Reserved
5	TEMP_RAMP_OV	R/W	0x0	Temperature Ramp Override Set field to 0x1 to enable temperature ramp configuration override.
4	RESERVED	R/W	0x0	Reserved
3:0	TEMP_RAMP_DYNAMIC _CFG	R/W	X	Temperature Ramp Dynamic Configuration Implement a register offset depending on the serializer die temperature. Refer to Section 7.3.1.1 System Initialization for more details. Temperature < -10: read back value - 1 -10 < Temperature < 35: no offset implemented 35 < Temperature < 85: read back value + 1

# 6.7.2.2.2 TEMP\_RAMP\_STATIC\_CFG Register (Address = 0x4C) [Default = 0x00]

TEMP\_RAMP\_STATIC\_CFG is shown in Table 6-134.

Return to the Summary Table.

Table 6-134. TEMP\_RAMP\_STATIC\_CFG Register Field Descriptions

Bit	Field	Туре	Default	Description
7	RESERVED	R/W	0x0	Reserved
6:4	TEMP_RAMP_STATIC_C FG	R/W	0x0	Temperature Ramp Static Configuration Set field to 0x3 during system initialization. Refer to Section 7.3.1.1 System Initialization.



# Table 6-134. TEMP\_RAMP\_STATIC\_CFG Register Field Descriptions (continued)

Bit	Field	Туре	Default	Description
3:0	RESERVED	R/W	0x0	Reserved

# 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 7.1 Application Information

The link between the TSER953 and the companion deserializer has two distinct data paths. The first path is a forward channel which is nominally running at up to 4.16Gbps and is encoded such that the channel occupies a bandwidth from 20MHz to 2.1GHz. The second path is a back channel from the deserializer to the serializer which occupies a frequency range nominally from 10MHz to 50MHz.

For these two communications links to operate properly, the circuit between the serializer and the deserializer must present a characteristic impedance of  $50\Omega$ . Deviations from this  $50\Omega$  characteristic lead to signal reflections either at the serializer or deserializer, which result in bit errors.

#### 7.1.1 Power-over-Coax

The TSER953 is designed to support the Power-over-Coax (PoC) method of powering remote sensor systems. With this method, the power is delivered over the same medium (a coaxial cable) used for high-speed digital video data, bidirectional control, and diagnostics data transmission. This method uses passive networks or filters that isolate the transmission line from the loading of the DC-DC regulator circuits and their connecting power traces on both sides of the link as shown in Figure 7-1.




Figure 7-1. Power-over-Coax (PoC) System Diagram

The PoC networks' impedance of  $\geq 1 k\Omega$  over a specific frequency band is recommended to isolate the transmission line from the loading of the regulator circuits. Higher PoC network impedance will contribute to favorable insertion loss and return loss characteristics in the high-speed channel. The lower limit of the frequency band is defined as ½ of the frequency of the bidirectional control channel,  $f_{BCC}$ . The upper limit of the frequency band is the frequency of the forward high-speed channel,  $f_{FC}$ . However, the main criteria that need to be met in the total high-speed channel, which consists of a serializer PCB, a deserializer PCB, and a cable, are the insertion loss and return loss limits defined in the Total Channel Requirements<sup>(1)</sup> over the entire system, while the system is under maximum current load and extreme temperature conditions <sup>(2)</sup>.

- 1. Contact TI for more information on the required Channel Specifications defined for each individual V<sup>3</sup>Link device.
- The PoC network and any components along the high-speed trace on the PCB will contribute to the PCB loss budget. TI has
  recommendations for the loss budget allocation for each individual PCB and cable component in the overall high-speed channel, but
  the loss limits defined for the total channel in the Channel Specifications must be met.

Figure 7-2 shows an example PoC network suitable for a "4G"  $V^3$ Link consisting of TSER953 and TDES954 or TDES960 pair with the bidirectional channel operating at 50Mbps (½  $f_{BCC}$  = 25MHz) and the forward channel operating at 4.16Gbps ( $f_{FC} \approx 2.1$  GHz). Other PoC networks are possible and can be different on the serializer and the deserializer boards as long as the printed-circuit board channel specifications are met.




Figure 7-2. Typical PoC Network for a "4G" V3Link

Table 7-1 lists essential components for this particular PoC network. Note that the impedance characteristic of the ferrite beads deviates with the bias current. Therefore, keeping the current going through the network below 150mA is recommended.

Table 7-1. Suggested Components for a "4G" V3Link PoC Network

COUNT	REF DES	DESCRIPTION	PART NUMBER	MFR
		Inductor, 10μH, 0.288Ω maximum, 530mA minimum (Isat, Itemp) 30MHz SRF minimum, 3mm × 3mm, General-Purpose	LQH3NPN100MJR	Murata
		Inductor, 10μH, 0.288Ω maximum, 530mA minimum (Isat, Itemp) 30MHz SRF minimum, 3mm × 3mm, AEC-Q200	LQH3NPZ100MJR	Murata
1	L1	Inductor, 10μH, 0.360Ω maximum, 450mA minimum (Isat, Itemp) 30MHz SRF minimum, 3.2mm × 2.5mm , AEC-Q200	NLCV32T-100K-EFD	TDK
		Inductor, 10μH, 0.400Ω typical, 550mA minimum (Isat, Itemp) 39MHz SRF typical, 3mm × 3mm, AEC-Q200	TYS3010100M-10	Laird
		Inductor, 10μH, 0.325Ω maximum, 725mA minimum (Isat, Itemp) 41MHz SRF typical, 3mm × 3mm, AEC-Q200	TYS3015100M-10	Laird

Table 7-1. Suggested Components for a "4G" V3Link PoC Network (continued)

COUNT	REF DES	DESCRIPTION	PART NUMBER	MFR
2	CD1 CD2	Ferrite Bead, $1.5k\Omega$ at $1GHz$ , $0.5\Omega$ maximum at DC 500mA at $85^{\circ}$ C, $0603$ SMD , General-Purpose	BLM18HE152SN1	Murata
3		Ferrite Bead, $1.5k\Omega$ at $1GHz$ , $0.5\Omega$ maximum at DC 500mA at $85^{\circ}$ C, $0603$ SMD , AEC-Q200	BLM18HE152SZ1	Murata

In addition to the selection of PoC network components, the placement and layout play a critical role as well.

- Place the smallest component, typically a ferrite bead or a chip inductor, as close to the connector as possible. Route the high-speed trace through one of the pads to avoid stubs.
- Use the smallest component pads as allowed by manufacturer's design rules. Add anti-pads in the inner
  planes below the component pads to minimize impedance drop.
- Consult with the connector manufacturer for optimized connector footprint. If the connector is mounted on the same side as the IC, minimize the impact of the through-hole connector stubs by routing the high-speed signal traces on the opposite side of the connector mounting side.
- Use coupled  $100\Omega$  differential signal traces from the device pins to the AC-coupling caps. Use  $50\Omega$  single-ended traces from the AC-coupling capacitors to the connector.
- Terminate the inverting signal traces close to the connectors with standard  $49.9\Omega$  resistors.

The suggested characteristics for single-ended PCB traces (microstrips or striplines) for serializer or deserializer boards are listed in Table 7-2. The effects of the PoC networks must be accounted for when testing the traces for compliance to the suggested limits.

Table 7-2. Suggested Characteristics for Single-Ended PCB Traces With Attached PoC Networks

	PARAMETER	MIN	TYP	MAX	UNIT			
L <sub>trace</sub>	Single-ended PCB trace length from the device pin to the connector pin			5	cm			
Z <sub>trace</sub>	Single-ended PCB trace characteristic impedance	45	50	55	Ω			
Z <sub>con</sub>	Connector (mounted) characteristic impedance	40	50	60	Ω			

The  $V_{POC}$  fluctuations on the serializer side, caused by the transient current draw of the sensor, the DC resistance of cables, and PoC components, must be kept to a minimum as well. Increasing the  $V_{POC}$  voltage and adding extra decoupling capacitance (> 10  $\mu$ F) help reduce the amplitude and slew rate of the  $V_{POC}$  fluctuations.

### 7.2 Typical Applications

### 7.2.1 Design Requirements

For a typical design application, use the parameters listed in Table 7-3.

**Table 7-3. Design Parameters** 

DESIGN PARAMETER	PIN(S)	VALUE		
V <sub>(VDD)</sub>	VDDD, VDDDRV, VDDPLL	1.8V		
AC-Coupling Capacitor for	DOUT+	33nF – 100nF (50 V / X7R / 0402)		
Synchronous Modes, Coaxial Connection	DOUT-	15nF – 47nF (50 V / X7R / 0402)		
AC-Coupling Capacitor for Synchronous Modes, STP Connection	DOUT+, DOUT-	33 – 100nF (50 V / X7R / 0402)		
AC-Coupling Capacitor for Non-	DOUT+	100nF (50 V / X7R / 0402)		
Synchronous and DVP Compatible Modes, Coaxial Connection	DOUT-	47nF (50 V / X7R / 0402)		
AC-Coupling Capacitor for Non- Synchronous and DVP Compatible Modes, STP Connection	DOUT+, DOUT-	100nF (50 V / X7R / 0402)		

The SER/DES only supports AC-coupled interconnects through an integrated DC-balanced decoding scheme. External AC-coupling capacitors must be placed in series in the  $V^3$ Link signal path as shown in Figure 7-3 and Figure 7-4. For applications using single-ended  $50\Omega$  coaxial cable, terminate the unused data pins (DOUT+, DOUT-) with an AC-coupling capacitor and a  $50\Omega$  resistor.




Figure 7-3. AC-Coupled Connection (Coaxial)




Figure 7-4. AC-Coupled Connection (STP)

For high-speed V<sup>3</sup>Link transmissions, use the smallest available package for the AC-coupling capacitor to help minimize degradation of signal quality due to package parasitics.

#### 7.2.2 Detailed Design Procedure

Section 7.2 shows a typical application circuit of the TSER953. The next sections highlight recommendations for the critical device pins.

#### 7.2.2.1 CSI-2 Interface

The CSI-2 input port on the TSER953 is compliant with the MIPI D-PHY v1.2 and CSI-2 v1.3 specifications. The CSI-2 interface consists of a clock and an option of one, two, or four data lanes. The clock and each of the data lanes are differential lines. The TSER953 CSI-2 input must be DC-coupled to a compatible CSI-2 transmitter. Follow the PCB layout guidelines given in *Section 7.4.1.1*.

#### 7.2.2.2 V<sup>3</sup>Link Input / Output

The TSER953 serial data out signal operates at different data rates depending upon the mode in which the device is operating. In synchronous mode, where the reference clock is provided by the deserializer, the serial data rate is up to 4.16Gbps.

The signals at DOUT+ and DOUT- must be AC-coupled. The AC-coupling capacitor values used on DOUT+ and DOUT- depends on the mode and cable used as shown in Table 7-3. When connecting to a coax cable, the AC-coupling capacitor on the negative terminal (DOUT-) should be approximately  $\frac{1}{2}$  of the AC-coupling capacitor value on DOUT+ and be terminated to a  $50\Omega$  load. Make sure to follow the critical PCB layout guidelines given in Section 7.4.2.

#### 7.2.2.3 Internal Regulator Bypassing

The TSER953 features three internal regulators that must be bypassed to GND. The VDDD\_CAP, VDDDRV\_CAP, and VDDPLL\_CAP are the pins that expose the outputs of the internal regulators for bypassing. TI recommends that each pin has a  $10\mu\text{F}$ ,  $0.1\mu\text{F}$ , and a  $0.01\mu\text{F}$  capacitor to GND. The  $0.01\mu\text{F}$  caps must be placed as close as practical to the bypass pins.

### 7.2.2.4 Loop Filter Decoupling

The LPF1 and LPF2 pins are for connecting filter capacitors to the internal PLL circuits. LPF1 should have a 0.022µF capacitor connected to the VDD\_PLL pin (pin 11). The capacitor connected between LPF1 and VDDPLL must enclose as small of a loop as possible. LPF2 must have a 0.1µF capacitor connecting the pin to GND. One of these PLLs generates the high-speed clock used in the serialization of the output, while the other PLL is used in the CSI-2 receive port. Noise coupled into these pins degrades the performance of the PLLs in the TSER953, so the caps must be placed close to the pins they are connected to, and the area of the loop enclosed must be minimized.

#### 7.2.3 Application Curve

The falling edge of the blue trace indicates that the device should shift from LP to HS mode – the rise that comes about one division later is when the TSER953 turns on the internal termination so the device is ready to receive HS data. The transitions are the CSI-2 data, and then the drop of the blue trace indicates that the termination has been turned off.




Figure 7-5. CSI-2 LP to HS Mode Transition

### 7.3 Power Supply Recommendations

This device provides separate power and ground pins for different portions of the circuit. This is done to isolate switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. The *Section 4* section provides guidance on which circuit blocks are connected to which power pin pairs. In some cases, an external filter many be used to provide clean power to sensitive circuits such as PLLs.

#### 7.3.1 Power-Up Sequencing

The power-up sequence for the TSER953 is as follows:




Figure 7-6. Power Supply Sequencing

Table 7-4. Timing Diagram for the Power Supply Start-Up and Initialization Sequences

	rabio : riming biagram for the remove capping ettait of and minutalization coquentees						
	PARAMETER	MIN	TYP	MAX	UNIT	NOTES	
T0	VDD18 rise time	0.05			ms	at 10/90%	
T1	VDD18 to PDB	0			ms	After VDD18 is stable	
T2	PDB high time before PDB hard reset	1			ms		
Т3	PDB high to low pulse width	3			ms	Hard reset (optional)	
Т4	PDB to I2C Ready	2			ms	See Initialization Sequence: Synchronous Clocking Mode	

### 7.3.1.1 System Initialization

When initializing the communications link between a deserializer hub and a TSER953 serializer, the system timing depends on the mode selected for generating the serializer reference clock. When synchronous clocking mode is selected, the serializer relocks onto the extracted back channel reference clock when available, so there is no need for a local crystal oscillator at the sensor module. The initialization sequence follows the illustration given in the Initialization Sequence: Synchronous Clocking Mode.

To allow for a quicker system bring up time, TI recommends programing the I2C watchdog timer speedup, by setting 0x0A = 0x12, before trying to access remote I2C target devices attached to the SER through the back channel from the deserializer. This provides a faster remote sensor access time even if the serializer I2C bus experiences unexpected noise during power up of the sensor module.

Software configuration to extend the temperature ramp down range of the TSER953 serializer based on the device's initial temperature is recommended for continuous PLL lock. The range for decreasing temperatures from startup temperature differ for temperatures above 10°C and below 10°C. Starting temperatures from 10°C to 85°C have a minimum ending temperature of -10°C to maintain continuous PLL lock with the software configuration applied. Starting temperatures below 10°C have maximum temperature decrease of 20°C from starting temperature.






Figure 7-7. Temperature Ramp Down Range

Register configurations consist of a dynamic configuration, static configuration, and an override to enable settings. During initialization, Analog register 0x4C[6:4] TEMP\_RAMP\_STATIC\_CFG is recommended to be set to 0x7. Values of Analog register 0x4B TEMP\_RAMP\_DYNAMIC\_CFG vary across initializations. The offset value is recommended to decrement or increment the read back value of TEMP\_RAMP\_DYNAMIC\_CFG in correlation to die temperature. Serializer temperature is reported in SENSOR\_STS\_2[2:0] of the pairing deserializer. Offset values by temperature are referenced in Dynamic Configuration Offset by Die Temperature. To apply the software configuration, TEMP\_RAMP\_DYNAMIC\_CFG[5] is set to 0x1.

Table 7-5. Dynamic Configuration Offset by Die Temperature

Deserializer 0x53 SENSOR_STS_2[2:0]	Starting Die Temperature (°C)	Dynamic configuration offset value
1	-20 < T < -10	-1
2	-10 < T < 15	0
3	15 < T < 35	0
4	35 < T < 55	1
5	55 < T < 75	1
6	75 < T < 85	1

#### 7.3.1.1.1 Example Code for Temperature Ramp Initialization

```
# Deserializer Settings
desAddr=0x7a
serAlias=0x1A
# Deserializer configuration for I2C passthrough
# Refer to Deserializer datasheet for I2C passthrough configuration
reg_0x58 = board.ReadI2C(desAddr,0x58)
reg_0x58 = reg_0x58 \mid 0x40
# Enable I2C Passthrough
board.writeI2C(desAddr,0x58,reg_0x58)
temp_code = board.ReadI2C(desAddr,0x53)
# TSER953 Settings
board.WriteI2C(serAlias,0xB0,0x04)
board.writeI2C(serAlias,0xB1,0x4B)
dynamic_config_ori = board.ReadI2C(serAlias,0xB2)
temp_ramp_dynamic_config= dynamic_config_ori | 0x20
board.WriteI2C(serAlias,0xB1,0x4C)
temp_ramp_static_config=board.ReadI2C(serAlias,0xB2)
temp_ramp_static_config=(temp_ramp_static_config & 0x8F) | 0x70
board.WriteI2C(serAlias,0xB2, temp_ramp_static_config)
board.WriteI2C(serAlias,0xB1,0x4B)
dynamic_offset= {1: -1,
2: 0,
3: 0,
4: 1,
5: 1,
6: 1}
board.WriteI2C(serAlias,0xB2,temp_ramp_dynamic_config + dynamic_offset[temp_code])
reg_0x58 = reg_0x58 | 0x20 # Enable all auto ACK I2C Passthrough on deserializer
board.writeI2C(desAddr,0x58,reg_0x58)
board.WriteI2C(serAddr,0x01,0x01) #soft Reset to apply serializer updates, reinitialization of lock
# wait for deserializer lock time
```

## 7.3.2 Power Down (PDB)

The Serializer has a PDB input pin to ENABLE or POWER DOWN the device. This pin can be controlled by an external device, or through VDD where VDD = 1.71V to 1.89V. PDB must be brought high after all power supplies on the board have stabilized.

When PDB is driven low, make sure that the pin is driven to 0V for at least 3ms before releasing or driving high. In the case where PDB is pulled up to VDD directly, a  $10k\Omega$  pullup resistor and a >  $10\mu$ F capacitor to ground are required.

Toggling PDB low powers down the device and resets all control registers to default. After power up, if there are any errors seen, TI recommends clearing the registers to reset the errors.

Make sure to power up the VDDDRV before or at the same time as the VDDPLL.

# 7.4 Layout

#### 7.4.1 Layout Guidelines

Circuit board layout and stack-up for the  $V^3$ Link devices must be designed to provide low-noise power feed to the device. Good layout practice also separates high-frequency or high-level inputs and outputs to minimize unwanted stray noise pickup, feedback, and interference. External bypassing must be low-ESR ceramic capacitors with high-quality dielectric. The voltage rating of the ceramic capacitors must be at least  $2\times$  the power supply voltage being used.

TI recommends surface-mount capacitors due to their smaller parasitics. When using multiple capacitors per supply pin, place the smaller value closest to the pin. A large bulk capacitor is recommend at the point of power entry. This is typically in the  $47\mu\text{F}$  to  $100\mu\text{F}$  range, which smooths low-frequency switching noise. TI recommends connecting power and ground pins directly to the power and ground planes with bypass capacitors connected to the plane. TI also recommends that the user place a via on both ends of the capacitors. Connecting power or ground pins to an external bypass capacitor increases the inductance of the path.

A small body size X7R chip capacitor, such as 0603 or 0402, is recommended for external bypass. The small body size reduces the parasitic inductance of the capacitor. The user must pay attention to the resonance



frequency of these external bypass capacitors, usually in the range of 20 to 30MHz. To provide effective bypassing, multiple capacitors are often used to achieve low impedance between the supply rails over the frequency of interest. At high frequency, it is also common practice to use two vias from power and ground pins to the planes, reducing the impedance at high frequency.

Some devices provide separate power and ground pins for different portions of the circuit. This is done to isolate switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. Pin description tables typically provide guidance on which circuit blocks are connected to which power pin pairs (see *Section 4* for more information). In some cases, an external filter can be used to provide clean power to sensitive circuits such as PLLs.

Use at least a four-layer board with a dedicated ground plane. Place CSI-2 signals away from the single-ended or differential  $V^3$ Link RX input traces to prevent coupling from the CSI-2 lines to the Rx input lines. A single-ended impedance of  $50\Omega$  is typically recommended for coaxial interconnect, and a differential impedance of  $100\Omega$  is typically recommended for STP interconnect. The closely coupled lines help to make sure that coupled noise appears as common-mode and thus is rejected by the receivers. The tightly coupled lines also radiate less.

#### 7.4.1.1 CSI-2 Guidelines

- Route CSI0\_D\*P/N pairs with controlled 100Ω differential impedance (±20%) or 50Ω single-ended impedance (±15%).
- Keep away from other high-speed signals.
- Keep the length difference between a differential pair to 5 mils of each other.
- Make sure that length matching is near the location of mismatch.
- Separate each pair by at least 3 times the signal trace width.
- Keep the use of bends in differential traces to a minimum. When bends are used, the number of left and right
  bends must be as equal as possible, and the angle of the bend should be ≥ 135 degrees. This arrangement
  minimizes any length mismatch caused by the bends and therefore minimizes the impact that bends have on
  EMI.
- Route all differential pairs on the same layer to help match trace impedance characteristics.
- Keep the number of VIAS to a minimum—TI recommends keeping the VIA count to two or fewer.
- · Keep traces on layers adjacent to ground plane.
- · Do NOT route differential pairs over any plane split.

#### Note

Adding test points can cause impedance discontinuity and therefore negatively impacts signal performance. If test points are used, place them in series and symmetrically. Test points must not be placed in a manner that causes a stub on the differential pair.

#### 7.4.2 Layout Examples

The DS90UB953-Q1 EVM platform can be used to evaluate TSER953. The board layout for the DS90UB953-Q1 EVM is shown in Figure 7-8 and Figure 7-9. All EVM layers are included in *DS90UB953-Q1 EVM user's guide* (SNLU224).

Routing the V<sup>3</sup>Link signal traces between the DOUT pins and the connector, as well as connecting the PoC filter to these traces, are the most critical pieces of a successful TSER953 PCB layout. The following list provides essential recommendations for routing the V<sup>3</sup>Link signal traces between the driver output pins and the FAKRA connector, as well as connecting the PoC filter.

- The routing of the V<sup>3</sup>Link traces can be all on the top layer or partially embedded in middle layers if EMI is a
  concern
- The AC-coupling capacitors must be on the top layer and very close to the receiver input pins to minimize the length of coupled differential trace pair between the pins and the capacitors.
- Route the DOUT+ trace between the AC-coupling capacitor and the FAKRA connector as a  $50\Omega$  single-ended micro-strip with tight impedance control ( $\pm 10\%$ ). Calculate the proper width of the trace for a  $50\Omega$



impedance based on the PCB stack-up. Make sure that the trace can carry the PoC current for the maximum load presented by the remote sensor module.

- The PoC filter should be connected to the DOUT+ trace through the ferrite bead or an RF inductor. The ferrite bead should be touching the high-speed trace to minimize the stub length seen by the transmission line. Create an anti-pad or a moat under the ferrite bead pad that touches the trace. The anti-pad should be a plane cutout of the ground plane directly underneath the top layer without cutting out the ground reference under the trace. The purpose of the anti-pad is to maintain the impedance as close to 50Ω as possible.
- When routing DOUT+ on inner layers, length matching for single-ended traces does not provide a significant benefit. If the user wants to route the DOUT+ on the top or bottom layer, route the DOUT- trace loosely coupled to the DOUT+ trace for the length similar to the DOUT+ trace length. This may help the differential nature of the receiver to cancel out any common-mode noise that may be present in the environment that may couple on to the signal traces.




Figure 7-8. TSER953 Serializer DOUT+ Trace Layout




Figure 7-9. TSER953 Power-over-Coax Layout



# 8 Device and Documentation Support

# **8.1 Documentation Support**

#### 8.1.1 Related Documentation

For related documentation see the following:

- How to design a FPD-Link III system (SNLA267)
- I2C communication over FPD-Link III with bidirectional control channel (SNLA131)
- I2C bus pullup resistor calculation (SLVA689)
- FPD-Link learning center training material
- An EMC/EMI system-design and testing methodology for FPD-Link III SerDes (SLYT719)
- Backwards compatibility modes for operation with parallel output deserializers (SNLA270)
- Power-over-Coax design guidelines (SNLA272)
- AN-1108 Channel-link PCB and interconnect design-in guidelines (SNLA008)
- DS90UB953-Q1 EVM user's guide (SNLU224)

## 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 8.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# 9 Revision History

C	hanges from Revision B (March 2023) to Revision C (July 2024)	Page
•	Updated I2C_SDA and I2C_SCL description to denote pull-up resistors are system dependent	3
•	Updated specifications for ending temperature when ambient temperature is decreasing from start up	<mark>7</mark>
•	Added table for deserializer SENSOR_STS_x register bit description	17
•	Updated ADC Code vs Temperature table for clarity with reference to device operating temperature rar	nge <mark>17</mark>
•	Clarified PGEN_LINE_PD calculation based on frame rate, total lines per frame, and forward channel r	ate <mark>30</mark>
•	Updated register map to remove registers previously marked as reserved	<mark>32</mark>
•	Published 0x1E ALARM_BC_EN[6:2]	<mark>32</mark>
•	Reserved DIE ID register page from register 0xB0 for clarity	32
•	Published Analog registers 0x4B and 0x4C	<mark>54</mark>



## www.ti.com

• Removed DIE ID register page from Indirect Register Map table for clarity	54
<ul> <li>Updated Typical PoC Network example to include reference to Design Para</li> </ul>	meters Table66
<ul> <li>Updated Typical Applications diagrams to denote pull-up resistors values ar</li> </ul>	e system dependent69
<ul> <li>Added information describing serializer system initialization for continuous F</li> </ul>	
Added initialization sequence example for continuous PLL lock during serial	
Changes from Revision A (May 2021) to Revision B (March 2023)	Page
• Typical power consumption bullet on front page updated to match electrical	characteristics table1
Added note for supply noise frequency range	7
IDD_TOTAL typical value changed to 160mA	8
Changed I2C terminology to "Controller" and "Target"	
· Removed extra arrow from DPHY Receiver to Clock Gen blocks in Function	al Block Diagram13
Added description for non-continuous clock lane mode	
Added description for descrializer SENSOR_STS_x registers	
Updated script example for voltage monitoring	
<ul> <li>Updated description for reading GPIO status when set as output and added</li> </ul>	
<ul> <li>Added information for enabling Forward Channel GPIO using FC_GPIO_EN</li> </ul>	
<ul> <li>Updated GPIO Output Control section description for enabling register 0x0E</li> </ul>	20
Updated Clocking Mode table with additional modes, frequency clarifications	s, and CSI-2 bandwidth
clarifications	
Corrected effect of setting M value in register 0x06	
Added max and min readings to Voltage Sensor Thresholds description in F	Register 0x1938
Changed "GPIO0 Sensor" to "Internal Temperature Sensor" in register 0x57	
V3LINK_RX_ID changed to V3LINK_TX_ID in register 0xF0-0xF5	
<ul> <li>Changed PoC network impedance recommendation from 2kΩ to 1 kΩ</li> </ul>	
Updated PoC description	
Changed PDB capacitor value to "> 10µF"	
Changed PDB capacitor value from 1µF to 10µF	
Changes from Revision * (April 2021) to Revision A (May 2021)	Page
Updated images with searchable text and layout	1



# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 2-Mar-2024

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TSER953RHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	Call TI   SN	Level-3-260C-168 HR	-20 to 85	TSER953	Samples
TSER953RHBT	ACTIVE	VQFN	RHB	32	250	RoHS & Green	SN	Level-3-260C-168 HR	-20 to 85	TSER953	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 2-Mar-2024

5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A





PLASTIC QUAD FLATPACK - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated