# Analog Engineer's Circuit High-Input Impedance, True Differential, Analog Front End (AFE) Attenuator Circuit for SAR ADCs



Luis Chioye

Input Voltage (OPA197 Buffers)	THS4551 Output, ADC Input	ADS8912B Digital Output
VinP = -12V, VinN = +12V, VinMin (Dif) = -24V	VoutDif = -4.00V, VoutP = 0.25V, VoutN = 4.25V	238E3 <sub>H</sub> -116509 <sub>10</sub>
VinP = +12V, VinN = -12V, VinMax (Dif) = +24V	VoutDif = +4.0V, VoutP = 4.25V, VoutN = 0.25V	1C71C <sub>H</sub> +116508 <sub>10</sub>

#### **Supplies and Reference**

HVDD	HVSS	Vcc	Vee	Vref	Vcm
+15V	-15V	+5.0V	0V	+4.5V	2.5V

#### **Design Description**

This analog front end (AFE) and SAR ADC data acquisition solution can measure true differential voltage signals in the range of  $\pm 24V$  (or absolute input range VinP =  $\pm 12V$ , VinN =  $\pm 12V$ ) offering high-input impedance supporting data rates up to 500ksps with 18-bit resolution. A precision, 36-V rail-to-rail amplifier with low-input bias current is used to buffer the inputs of a fully-differential amplifier (FDA). The FDA attenuates and shifts the signal to the differential voltage and common-mode voltage range of the SAR ADC. The values in the *component selection* section can be adjusted to allow for different input voltage levels.

This circuit implementation is used in accurate measurement of true differential voltage in *parametric measurement units (PMUs)*, *precision multifunction input and output DAQs*, and *analog input modules* used in *Programmable Automation Control (PAC)*, *Discrete Control System (DCS)*, and *Programmable Logic Control (PLC)* applications.





#### **Specifications**

Specification	Goal	Calculated	Simulated	
Transient ADC Input Settling (500ksps)	<< 1 LSB; << 34µV	N/A	0.5µV	
Noise (at ADC Input)	10µV <sub>RMS</sub>	9.28µV <sub>RMS</sub>	9.76µV <sub>RMS</sub>	
Bandwidth	1.25MHz	1.25MHz	1.1MHz	

## **Design Notes**

- 1. Verify the linear range of the op amp (buffer) based on the common mode, output swing specification for linear operation. This is covered in the *component selection* section. Select an amplifier with low input bias current.
- 2. Find ADC full-scale range and common-mode range specifications. This is covered in the *component selection*.
- 3. Determine the required attenuation for the FDA based on the input signal amplitude, the ADC full-scale range and the output swing specifications of the FDA. This is covered in the *component selection* section.
- 4. Select COG capacitors to minimize distortion.
- 5. Use 0.1% 20ppm/°C film resistors or better for good accuracy, low gain drift, and to minimize distortion.
- 6. Understanding and Calibrating the Offset and Gain for ADC Systems covers methods for error analysis. Review the link for methods to minimize gain, offset, drift, and noise errors
- 7. Introduction to SAR ADC Front-End Component Selection covers methods for selecting the charge bucket circuit Rfilt and Cfilt. These component values are dependent on the amplifier bandwidth, data converter sampling rate, and data converter design. The values shown here will give good settling and AC performance for the amplifier, gain settings, and data converter in this example. If the design is modified, a different RC filter must be selected. Refer to the *Precision Labs* videos for an explanation of how to select the RC filter for best settling and AC performance.

## Component Selection and Settings for Buffer Amplifier and FDA

1. Verify the buffer amplifier input range for linear operation:

Select Supplies (V -) = -15V, (V+) = +15V to allow VinP = ±12V VinN = ±12V range

 $(V -) - 0.1V < V_{cm} < (V +) - 3V$  from OPA197 common-mode voltage specification

 $-15.1V < V_{cm} < +12V$  allows required ±12V input voltage range

2. Verify the buffer amplifier output range for linear operation:

 $(V -) + 0.6V < V_{out} < (V+) - 0.6V$  from OPA197 AoI specification for linear operation

-14.4V <  $V_{out}$  < 14.4V allows required ±12V output voltage range

3. Find ADC full-scale input range. In this circuit,  $V_{REF}$  = 4.5V:

 $ADC_{Full-Scale Range} = \pm V_{REF} = \pm 4.5V$  from ADS8910B data sheet

4. Find the required ADC common-mode voltage:

 $V_{CM} = \frac{+V_{REF}}{2} = +2.25V$  from ADS8910B data sheet, therefore set FDA VCOM = 2.25V

5. Find FDA absolute output voltage range for linear operation:

 $0.23 < V_{out} < 4.77V$  from THS4551output low / high specification for linear operation However, the positive range is limited by ADC<sub>Full-Scale Range</sub> = ±4.5V, therefore  $0.23V < V_{out} < 4.5V$  where  $V_{outMin} = 0.23V$ ,  $V_{outMax} = 4.5V$ 

6. Find FDA differential output voltage range for linear operation. The general output voltage equations for this circuit follow:

$$V_{outMin} = \frac{V_{outDifMin}}{2} + V_{cm}$$
 and  $V_{outMax} = \frac{V_{outDifMax}}{2} + V_{cm}$ 

Re-arrange the equations and solve for  $V_{outDifMin}$  and  $V_{outDifMax}$ . Find maximum differential output voltage range based on worst case :

 $V_{outDifMax} = 2 \times V_{outMax} - 2 \times V_{cm} = 2 \times (4.5V) - 2 \times (2.25V) = 4.5V$ 

 $V_{outDifMin} = 2 \times V_{outMin} - 2 \times V_{cm} = 2 \times (0.23V) - 2 \times (2.5V) = -4.04V$ 

Based on combined worst case, choose V\_{\rm outDifMin} = -4.04V and V\_{\rm outDifMax} = +4.04V

7. Find the FDA differential input voltage range:

$$\begin{split} V_{inDifMax} &= V_{inPmax} - V_{inNmin} = +12V - (-12V) = +24V \\ V_{inDifMin} &= V_{inPmin} - V_{inNmax} = -12V - (+12V) = -24V \end{split}$$

8. Find FDA required attenuation ratio:

$$Gain_{FDA} = \frac{V_{outDifMax} - V_{outDifMin}}{V_{inDifMax} - V_{inDifMin}} = \frac{(+4.04V) - (-4.04V)}{(+24V) - (-24V)} = 0.166 \frac{V}{V} \approx \frac{1}{6} \frac{V}{V}$$

9. Find standard resistor values to set the attenuation:

$$Gain_{FDA} = \frac{R_{f}}{R_{g}} = \frac{1}{6} V / V \Rightarrow \frac{R_{g}}{R_{f}} = \frac{1.00 k\Omega}{6.04 k\Omega} = \frac{1}{6.04} V / V$$

10. Find  $C_f$  for cutoff frequency  $f_c$ ,  $R_{fINA} = 1k\Omega$ :

$$C_{f} = \frac{1}{2 \cdot \pi \cdot f_{c} \cdot R_{f | NA}} = \frac{1}{2 \cdot \pi \cdot (1.25 \text{MHz}) \cdot (1 \text{k}\Omega)} = 127 \text{pF or } 120 \text{pF standard value}$$

# **DC Transfer Characteristics**

The following graph shows a linear output response for differential inputs from +24V to -24V.



# **AC Transfer Characteristics**

The simulated bandwidth is approximately 1.1MHz and the gain is -15.62dB which is a linear gain of approximately 0.166V/V (attenuation ratio 6.04V/V).





## **Noise Simulation**

Simplified Noise calculation for rough estimate :

$$f_c = \frac{1}{2 \cdot \pi \cdot \mathbf{R}_f \cdot \mathbf{C}_f} = \frac{1}{2 \cdot \pi \cdot (1 k \Omega) \cdot (120 \text{pF})} = 1.33 \text{MHz}$$

Noise contribution of OPA197 buffer referred to ADC input

$$\begin{split} & \mathsf{E}_{\mathsf{n}\mathsf{OPA197}} = e_{\mathsf{n}\mathsf{OPA197}} \cdot \sqrt{\mathsf{K}_{\mathsf{n}} \cdot f_{\mathsf{c}}} \cdot \mathsf{Gain}_{\mathsf{FDA}} \\ & \mathsf{E}_{\mathsf{n}\mathsf{OPA197}} = \left(5.5\mathsf{n}\mathsf{V} \,/ \,\sqrt{\mathsf{Hz}}\right) \cdot \sqrt{1.57 \cdot 1.33\mathsf{MHz}} \cdot 0.166\mathsf{V} \,/ \,\mathsf{V} = 1.319\mu\mathsf{V}_{\mathsf{RMS}} \\ & \mathsf{Noise of THS4551 FDA referred to ADC input} \\ & \mathsf{Noise gain} : \mathsf{NG} = 1 + \mathsf{R}_{f} \,/ \mathsf{R}_{g} = 1 + \frac{1.00\,\mathsf{k}\Omega}{6.04\,\mathsf{k}\Omega} = 1.166\mathsf{V} \,/ \,\mathsf{V} \\ & e_{\mathsf{n}\mathsf{o}\mathsf{FDA}} = \sqrt{\left(e_{\mathsf{n}\mathsf{FDA}} \cdot \mathsf{NG}\right)^{2} + 2\left(i_{\mathsf{n}\mathsf{FDA}} \cdot \mathsf{R}_{f}\right)^{2} + 2\left(4\mathsf{k}\mathsf{TR}_{f} \cdot \mathsf{NG}\right)} \\ & e_{\mathsf{n}\mathsf{o}\mathsf{FDA}} = \sqrt{\left(3.4\mathsf{n}\mathsf{V} \,/ \,\sqrt{\mathsf{Hz}} \cdot 1.166\mathsf{V} \,/ \,\mathsf{V}\right)^{2} + 2\left(0.5\mathsf{p}\mathsf{A} \,/ \,\sqrt{\mathsf{Hz}} \cdot 1\mathsf{k}\Omega\right)^{2} + 2\left(16.56 \cdot 10^{-18} \cdot 1.166\mathsf{V} \,/ \,\mathsf{V}\right)} \\ & e_{\mathsf{n}\mathsf{o}\mathsf{FDA}} = 7.4\mathsf{n}\mathsf{V} \,/ \,\sqrt{\mathsf{Hz}} \\ & \mathsf{E}_{\mathsf{n}\mathsf{FDA}} = e_{\mathsf{n}\mathsf{o}\mathsf{FDA}} \cdot \sqrt{\mathsf{K}_{\mathsf{n}} \cdot f_{\mathsf{c}}} = \left(7.40\,\mathsf{n}\mathsf{V} \,/ \,\sqrt{\mathsf{Hz}}\right) \cdot \sqrt{1.57 \cdot 1.33\mathsf{MHz}} = 9.28\mu\mathsf{V}_{\mathsf{RMS}} \\ & \mathsf{Total}\,\mathsf{Noise} = \sqrt{\mathsf{E}_{\mathsf{n}\mathsf{FDA}}^{2} + \mathsf{E}_{\mathsf{n}\mathsf{OPA197}}^{2}} = \sqrt{\left(9.28\mu\mathsf{V}_{\mathsf{RMS}}\right)^{2} + \left(1.32\mu\mathsf{V}_{\mathsf{RMS}}\right)^{2}} = 9.37\mu\mathsf{V}_{\mathsf{RMS}} \end{split}$$

Note that calculated and simulated match well. Refer to Calculating the Total Noise for ADC Systems for detailed theory on this subject.





#### **Stability Simulation**

The following circuit is used in TINA to measure loop gain and verify phase margin using AC transfer analysis in TINA. Resistors  $R_{ISO} = 10\Omega$  are used inside the feedback loop to increase phase margin. The circuit has 45 degrees of phase margin. Refer to *TI Precision Labs - Op Amps: Stability 4* for detailed theory on this subject.







## **Transient ADC Input Settling Simulation**

The following simulation shows settling to a 24-V DC differential input signal with the OPA197 buffers inputs set at +12V and –12V. This type of simulation shows that the sample and hold kickback circuit is properly selected. Refer to *Refine the Rfilt and Cfilt Values* for detailed theory on this subject.



#### **Design Featured Devices**

Device	Key Features	Link	Similar Devices
ADS8912B <sup>(1)</sup>	18-bit resolution, 500-ksps sample rate, integrated reference buffer, fully- differential input, Vref input range 2.5V to 5V.	18-Bit, 1MSPS, 1-Ch SAR ADC with Internal VREF Buffer, Internal LDO and Enhanced SPI Interface	Analog-to-digital converters (ADCs)
THS4551	FDA, 150-MHz bandwidth, Rail-to-Rail Output, VosDriftMax = $1.8\mu$ V/°C, e <sub>n</sub> = $3.3$ nV/rtHz	Low Noise, Precision, 150MHz, Fully Differential Amplifier	Operational amplifiers (op amps)
OPA197	36V, 10-MHz bandwidth, Rail-to-Rail Input/Output, VosMax = $\pm 250 \mu$ V, VosDriftMax = $\pm 2.5 \mu$ V/°C, bias current = $\pm 5$ pA	Single, 36V, precision, rail-to-rail input output, low offset voltage op amp	Operational amplifiers (op amps)
REF5045	VREF = 4.5V, 3 ppm/°C drift, 0.05% initial accuracy, 4µVpp/V noise	4.5V, 3-µVpp/V noise, 3-ppm/°C drift precision series voltage reference	Series voltage references

(1) The REF5045 can be directly connected to the ADS8912B without any buffer because the ADS8912B has a built in internal reference buffer. Also, the REF5045 has the required low noise and drift for precision SAR applications. The THS4551 provides the attenuation and common-mode level shifting to the voltage range of the SAR ADC. In addition, this FDA is commonly used in high-speed precision fully-differential SAR applications as it has sufficient bandwidth to settle to charge kickback transients from the ADC input sampling. The OPA197 is a 36-V operational amplifier that provides a very high input impedance front end, buffering the FDA inputs

#### Link to Key Files

Texas Instruments, SBAC183 source files, software support

## **Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (March 2019) to Revision B (September 2024)			
•	Updated the format for tables, figures, and cross-references throughout the document	1	

CI	Changes from Revision * (February 2018) to Revision A (March 2019)		
•	Downstyle the title and changed title role to Data Converters and added link to circuit cookbook landing		
	page	1	

# Trademarks

All trademarks are the property of their respective owners.

# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated