Functional Safety Information

LMR51425-Q1 and LMR51435-Q1 Functional Safety FIT Rate, FMD and Pin FMA



Table of Contents

1 Overview	2
2 Functional Safety Failure In Time (FIT) Rates	
2.1 LMR51425-Q1	
2.2 LMR51435-Q1	
3 Failure Mode Distribution (FMD)	
4 Pin Failure Mode Analysis (Pin FMA)	
,	

Trademarks

All trademarks are the property of their respective owners.

Overview www.ti.com

1 Overview

This document contains information for LMR51425-Q1 and LMR51435-Q1 (WSON package) to aid in a functional safety system design. Information provided are:

- Functional safety failure in time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (pin FMA)

Figure 1-1 shows the device functional block diagram for reference.




Figure 1-1. Functional Block Diagram

LMR51425-Q1 and LMR51435-Q1 were developed using a quality-managed development process, but were not developed in accordance with the IEC 61508 or ISO 26262 standards.



2 Functional Safety Failure In Time (FIT) Rates

2.1 LMR51425-Q1

This section provides functional safety failure in time (FIT) rates for the LMR51425-Q1 based on the following two different industry-wide used reliability standards:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total component FIT rate	7
Die FIT rate	3
Package FIT rate	4

The failure rate and mission profile information in Table 2-1 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

Mission profile: Motor control from table 11

Power dissipation: 300mW

Climate type: World-wide table 8Package factor (lambda 3): Table 17b

Substrate material: FR4

· EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
5	CMOS, BICMOS ASICS Analog and Mixed ≤ 50V	25 FIT	55°C
5	supply	25 F11	33 C

The reference FIT rate and reference virtual T_J (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



2.2 LMR51435-Q1

This section provides functional safety failure in time (FIT) rates for the LMR51435-Q1 based on the following two different industry-wide used reliability standards:

- Table 2-3 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-4 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-3. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total component FIT rate	8
Die FIT rate	4
Package FIT rate	4

The failure rate and mission profile information in Table 2-3 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

· Mission profile: Motor control from table 11

Power dissipation: 420mW
Climate type: World-wide table 8
Package factor (lambda 3): Table 17b

Substrate material: FR4EOS FIT rate assumed: 0 FIT

Table 2-4. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
5	CMOS, BICMOS ASICS Analog and Mixed ≤ 50V supply	25 FIT	55°C

The reference FIT rate and reference virtual T_J (junction temperature) in Table 2-4 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for the LMR51425-Q1 and LMR51435-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity, and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures due to misuse or overstress.

Table 3-1. Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)			
SW no output	45			
SW output not in specification – voltage or timing	40			
SW power FET stuck on	5			
PGOOD false trip, fails to trip	5			
Short circuit any two pins	5			



4 Pin Failure Mode Analysis (Pin FMA)

This section provides a failure mode analysis (FMA) for the pins of the LMR51425-Q1 and LMR51435-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to ground (see Table 4-2)
- Pin open-circuited (see Table 4-3)
- Pin short-circuited to an adjacent pin (see Table 4-4)
- Pin short-circuited to supply (see Table 4-5)

Table 4-2 through Table 4-5 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

Table 4-1. TI Classification of Failure Effects

Class	Failure Effects
А	Potential device damage that affects functionality.
В	No device damage, but loss of functionality.
С	No device damage, but performance degradation.
D	No device damage, no impact to functionality or performance.

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

Application circuit, as per the LMR51425-Q1 and LMR51435-Q1 data sheet is used.

Figure 4-1 shows the LMR51425-Q1 and LMR51435-Q1 pin diagram. For a detailed description of the device pins please refer to the *Pin Configuration and Functions* section in the LMR51425-Q1 and LMR51435-Q1 data sheet.




Figure 4-1. Pin Diagram

Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
SW	1	Damage to internal power FETs and other internal circuits.	Α
SW	2	Damage to internal power FETs and other internal circuits.	A
SW	3	Damage to internal power FETs and other internal circuits.	A
воот	4	V _{OUT} = 0V, damage to internal circuits is possible.	A
PG	5	Power function is poor.	В
RT	6	Normal operation.	D
FB	7	The regulator operates at maximum duty cycle. Output voltage rises to nearly the input voltage (VIN) level. Damage to customer load and output stage components is possible. No effect on device.	В
AGND	8	Normal operation.	D



Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground (continued)

		, , , , , , , , , , , , , , , , , , , ,	/
Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
EN	9	Loss of ENABLE functionality. Device remains in shutdown mode.	В
VIN	10	Device does not operate. No output voltage is generated. Output capacitors discharge through the input short. A large current reversal can damage the device.	А
VIN	11	Device does not operate. No output voltage is generated. Output capacitors discharge through the input short. A large current reversal can damage the device.	А
VIN	12	Device does not operate. No output voltage is generated. Output capacitors discharge through the input short. A large current reversal can damage the device.	А
PGND/DAP	13	Normal operation.	D

Table 4-3. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
SW	1	Loss of output voltage with both pins open. Reduced device performance with one pin open.	В
SW	2	Loss of output voltage with both pins open. Reduced device performance with one pin open.	В
SW	3	Loss of output voltage with both pins open. Reduced device performance with one pin open.	В
воот	4	Loss of output voltage regulation; low or no output voltage.	В
PG	5	Power function is poor.	В
RT	6	Normal operation.	D
FB	7	Loss of output voltage regulation. Output voltage can rise or fall outside of the intended regulation window.	В
AGND	8	Loss of output voltage regulation. Damage to internal circuits is possible.	A
EN	9	Loss of ENABLE functionality. Erratic operation; loss of regulation is probable.	В
VIN	10	Loss of output voltage with both pins open. Device damage is possible with one pin open.	A
VIN	11	Loss of output voltage with both pins open. Device damage is possible with one pin open.	A
VIN	12	Loss of output voltage with both pins open. Device damage is possible with one pin open.	A
PGND/DAP	13	Loss of output voltage regulation. Damage to internal circuits is possible.	A

Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effects	Failure Effect Class
SW	1	SW	No effect.	D
SW	2	SW	No effect.	D
SW	3	воот	V _{OUT} = 0V, damage to internal circuits is possible.	Α
BOOT	4	PG	PG pin ESD damage if BOOT pin voltage > 20V.	Α
PG	5	RT	RT pin ESD damage if PG pin voltage > 5.5V.	Α
FB	7	AGND	The regulator operates at maximum duty cycle. Output voltage rises to nearly the input voltage (VIN) level. Damage to customer load and output stage components is possible. No effect on device.	В
AGND	8	EN	Loss of ENABLE functionality. Device remains in shutdown mode.	В
EN	9	VIN	Normal operation, no damage to device. Loss of ENABLE functionality.	В
VIN	10	VIN	No effect.	D
VIN	11	VIN	No effect.	D
PGND/DAP	13	Any	Other pin is shorted to ground, see Table 4-2.	Any



Table 4-5. Pin FMA for Device Pins Short-Circuited to Supply

Pin Name	Pin No.	Description of Potential Failure Effects	Failure Effect Class
SW	1	Damage to internal power FETs and other internal circuits.	А
SW	2	Damage to internal power FETs and other internal circuits.	Α
SW	3	Damage to internal power FETs and other internal circuits.	А
BOOT	4	V _{OUT} = 0V. BOOT ESD clamp runs current to destruction.	Α
PG	5	Pin ESD Damage if supply voltage > 20V.	Α
RT	6	Pin ESD Damage if supply voltage > 5.5V.	A
FB	7	If supply voltage exceeds 5.5V, damage occurs. V _{OUT} = 0V.	A
AGND	8	Damage to internal circuits or package is possible.	A
EN	9	No damage to device. Loss of ENABLE functionality.	В
VIN	10	No effect.	D
VIN	11	No effect.	D
VIN	12	No effect.	D
PGND/DAP	13	Damage to internal circuits or package is possible.	Α

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated