Technical White Paper
Demystifying LDO Turn-On (Start-Up) Time

TEXAS INSTRUMENTS

Stephen Ziel

ABSTRACT

This paper provides a comprehensive discussion on what affects the total turn on time in modern LDO regulators. The document describes a new mathematical foundation to calculate the turn-on ramp time for many modern LDO regulators which employ either a noise reduction (NR) filter, feedforward (FF) capacitor (C_{FF}) or both. The designer can use this new analysis set to perform statistical calculations on LDO regulator turn-on time. This analysis helps assess the device minimum and maximum turn-on times and also the expected inrush current. Designs which must meet a maximum slew rate requirement during turn on (or *rate-of-rise* requirement) can also use this new analysis set to confirm that a start-up ramp rate meets the system requirements.

Table of Contents

Trademarks

E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

1 Introduction to Linear Regulator Turn-On Time

The turn-on time (t_{ON}) for an LDO regulator is a summation of the delay time (t_D) and the rise time (t_R) (see Equation 1 and Figure 1-1). The delay time is defined as the fixed time delay from when the output voltage can start to increase with respect to an external stimulus, to when the output voltage actually begins to increase. If the LDO regulator has an enable pin, the external stimulus typically occurs when the enable voltage toggles to turn on the LDO regulator. This behavior assumes that the input voltage has already been applied to the input of the LDO regulator. For LDO regulators without an EN pin, the input voltage acts as the external stimulus.

$$t_{ON} = t_D + t_R \qquad (1)$$

Figure 1-1. Total Turn-On Time Versus Input Voltage

A.   Minimum V_{OUT} regulation

Delay time for an LDO regulator is usually small compared to the rise time. Delay times result from how quickly the device can energize internal circuitry to begin increasing the output voltage. The LDO regulator datasheet gives the best estimate of the delay time because after the device is enabled, external circuitry has little influence on the delay time. The rise time is the time to increase the output voltage from 0V to the minimum regulation. Each application requires unique regulation so the minimum regulation point is application specific. For example, one design potentially allows a tolerance of ± 3% while another design potentially allows a tolerance of ± 5%. Thus, the turn-on time is faster for a design with wider tolerance requirements.

2 What Impacts the LDO Rise Time?

Linear regulator references can use either a precision voltage source (Figure 2-1) or a precision current source (Figure 2-2). The linear regulator turn-on time is affected by either the reference turning on or the RC time constant formed by the R_{TOP} and C_{FF} in the feedback loop. Typically, the reference voltage turns on very quickly, however in modern LDO regulators the reference voltage can also be filtered through a low pass noise reduction (NR) resistor and capacitor.

Figure 2-1. Precision Voltage Reference

Figure 2-2. Precision Current Reference

Voltage across the R_{TOP} resistor ramps in accordance with both the RC time constants on V_{REF} and R_{TOP}. Equation 2 represents the NR/SS time constant and Equation 3 represents the FF time constant.

$$\tau_{NR/SS} = R_{NR/SS} \times C_{NR/SS} \tag{2}$$

$$\tau_{FF} = R_{TOP} \times C_{FF} \tag{3}$$

During the turn-on period, the voltage on the VOUT pin is the summation of the voltage across the R_{BOTTOM} resistor (or V_{FB}) and the voltage across the R_{TOP} resistor (or V_{TOP}) as shown in Equation 4:

$$V_{OUT}(t) = V_{TOP}(t) + V_{FB}(t) \tag{4}$$

During the turn-on period, the reference voltage ramps fast enough for the regulator to approximate the instantaneous step function relative to the much longer $\tau_{NR/SS}$ time constant. Equation 5 describes $V_{FB}(t)$ when the LDO regulator reference is a precision voltage source, but when the LDO regulator reference is a precision current source, use Equation 6 instead.

$$V_{FB}(t) = V_{REF} \times \left(1 - e^{-\frac{t}{\tau_{NR/SS}}}\right) \tag{5}$$

$$V_{FB}(t) = I_{NR/SS} \times R_{NR/SS} \times \left(1 - e^{-\frac{t}{\tau_{NR/SS}}}\right) \tag{6}$$

The voltage across the top set point resistor is more complex to calculate as $V_{FB}(t)$ is not always a step function. When $\tau_{NR/SS}$ and τ_{FF} are comparable values, neither time constant dominates the turn-on calculation. Use Laplace transforms and partial fraction expansions [1 and 17] to derive $V_{TOP}(t)$, shown in Equation 7.

$$V_{TOP}(t) = V_{REF} \times \frac{R_{TOP}}{R_{BOTTOM}} \times \left(1 - \frac{\tau_{NR/SS}}{\tau_{NR/SS} - \tau_{FF}} \times e^{-t/\tau_{NR/SS}} - \frac{\tau_{FF}}{\tau_{FF} - \tau_{NR/SS}} \times e^{-t/\tau_{FF}}\right) \tag{7}$$

2.1 Simple Use Cases

When $\tau_{NR} \gg \tau_{FF}$, or when the LDO regulator operates in unity gain feedback (when $R_{TOP} = 0\Omega$), the turn-on time is dominated by τ_{NR} and Equation 8 represents $V_{OUT}(t)$.

$$V_{OUT}(t) \cong V_{FB}(t) \times \left(\frac{R_{TOP} + R_{BOTTOM}}{R_{BOTTOM}}\right) \tag{8}$$

When $\tau_{NR} \ll \tau_{FF}$, Equation 7 can be simplified to Equation 9:

$$V_{TOP}(t) \cong V_{REF} \times \frac{R_{TOP}}{R_{BOTTOM}} \times \left(1 - e^{-t/\tau_{FF}}\right) \tag{9}$$

2.1.1 Case 1: LDO With an NR Filter But Without C_{FF} Capacitance

Figure 2-3 shows the TPS7A20 [8]. The analysis uses Equation 5 and Equation 8 to calculate the turn-on time.

Equation 10 calculates the tau of an RC circuit using the 10% to 90% time measurement ($t_{10\%-90\%}$). Use Equation 5, Equation 8, and Equation 10 to calculate t_R for any regulation band requirement in Figure 1-1. The measured turn-on time for Figure 2-3 is 258.7µs which equates to $\tau = 117$µs for the TPS7A20.

$$\tau_{RC} = \frac{t_{10\% - 90\%}}{\ln 9} \tag{10}$$

Figure 2-3. TPS7A20 Turn-On Timing

2.1.2 Case 2: NR Filter With a C_{FF} Capacitance

Figure 2-4 shows the TPS7A49 turn-on analysis versus the physical measurement. The analysis uses Equation 4, Equation 5, and Equation 7 to calculate the turn on time. $R_{TOP} = 11.5$kΩ, $R_{BOTTOM} = 1.02$kΩ and $C_{FF} = 100$nF.

**Figure 2-4. Output Voltage Versus Time**

2.1.3 Fast-Charge Circuitry

The NR/SS filter significantly improves the power supply rejection ratio (PSRR) and noise in LDO regulators [21].

The time constant for the NR/SS filter can result in longer than desired turn-on times for some applications. Modern LDO regulators can include a *fast charge* circuit to reduce the turn-on time of the filtered reference supply, and by extension, the output voltage. The fast-charge circuit operates while $V_{NR/SS}$ measures less than the changeover voltage (V_{CO}), when the steady state filter values are used.

Figure 2-5 shows typical turn-on behavior of an LDO regulator using fast charge.

For LDO regulators that use a voltage reference, this fast-charge circuit is either a parallel resistor or parallel current source with the NR/SS resistor as shown in Figure 2-1. For LDO regulators that use a current reference, the fast-charge circuit modifies the I_{REF} current to be a larger value as shown in Figure 2-2. Equation 11 calculates the time when the changeover voltage occurs (t_{CO}). Entering $\tau = t_{CO}$ into Equation 7 yields the initial condition (V_{CO_FF}) on V_{TOP} just after the changeover voltage event.

If a fast-charge current source is across $R_{NR/SS}$, use Equation 12 instead of Equation 11 to calculate t_{CO}.

$$t_{CO} = -\tau_{NR/SS} \times \ln\left(1 - \frac{V_{CO}}{V_{REF}}\right) \tag{11}$$

$$t_{CO} = -\tau_{NR/SS} \times \ln\left(1 - \frac{V_{CO}}{V_{REF} + I_{FC} \times R_{NR/SS}}\right) \tag{12}$$

Figure 2-5. Changeover Voltage Versus Time

Common values of V_{CO} are 95% to 97% of V_{REF}. Use Equation 5 or Equation 6 to calculate $V_{FB}(t)$ during fast-charge operation, but after the fast-charge function completes, use Equation 13.

$$V_{FB}(t) = V_{REF} + (V_{CO} - V_{REF}) \times \left(e^{-\frac{t - t_{CO}}{\tau_{NR/SS}}}\right) \tag{13}$$

If the LDO uses a precision current source, (as shown in Figure 2-2) use Equation 14.

$$V_{REF} = I_{NR/SS} \times R_{NR/SS} \tag{14}$$

Use Equation 15 to calculate V_{TOP} after the changeover event. Equation 13 defines $V_{FB}(t)$.

$$V_{TOP}(\tau) = V_{REF} \times \frac{R_{TOP}}{R_{BOTTOM}} \times \left[1 - e^{-\tau/\tau_{FF}}\right] + (V_{CO} - V_{REF}) \times \frac{R_{TOP}}{R_{BOTTOM}} \times \frac{\tau_{NR}}{\tau_{NR} - \tau_{FF}} \times \left[e^{-\tau/\tau_{NR}} - e^{-\tau/\tau_{FF}}\right] \tag{15}$$
$$+ V_{CO\_FF} \times e^{-\tau/\tau_{FF}}$$

2.1.4 Non-Preferred LDO Behavior

The following conditions can affect the total turn-on time of an LDO regulator.

2.1.4.1 Applied Voltage Bias

In general, applied voltage bias has a minor impact to the turn-on time. Changes to the effective capacitance of modern ceramic capacitors due to voltage bias require significant amounts of time [4]. The typical LDO regulator turn-on times are too short to meaningfully impact $C_{NR/SS}$ and C_{FF} capacitance due to the change in voltage bias. Exceptions to this generalization are rare use cases where the LDO regulator is purposely designed for a long turn-on time while simultaneously operating without current limit engaged.

2.1.4.2 Fast Charge Current Tolerance

The fast charge current source has a tolerance which can impact to the soft-start time if the variation is large. I_{FC} can shift across process tolerances, temperature and different values of V_{IN} or V_{BIAS}.

Table 2-1 lists fast-charge current tolerance from the TPS7A91 datasheet.

Table 2-1. Electrical Specifications

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{NR/SS}$	NR/SS pin charging current	$V_{NR/SS}$ = GND, V_{SS_CTRL} = GND	4.0	6.2	9.0	μA
		$V_{NR/SS}$ = GND, V_{SS_CTRL} = V_{IN}	65	100	150	

2.1.4.3 Internal Error Amplifier Offset Voltage

Most LDO regulators are trimmed to obtain the most accurate reference voltage possible. However, in some cases the soft-start pin is potentially not trimmed which results in non-trivial offset voltage remaining in the system during the turn-on period. In those cases, the turn-on period completes slightly faster than expected.


**Figure 2-6. Measured TPS7A74 V_{OS} During Turn-On Period**

2.1.4.4 Temperature Impacts the Fast-Charge Current Source

The LDO regulator die temperature momentarily increases during turn on as a result of transient power dissipation while the device charges the output capacitor C_{OUT}. This temporary increase in junction temperature

can slightly change the proportional to absolute temperature (PTAT) current source used as the soft-start current source in some devices. Characterization graphs and associated test conditions such as Figure 2-7 are usually included in the device datasheet. During initial turn-on, the higher power dissipation can cause the current source to increase slightly. Near the end of the turn-on period, the power dissipation decreases, which can cause the current source to decrease. Figure 2-8 shows this behavior as a slight curvature in the start-up waveform.

$C_{IN} = C_{OUT} = 10\mu F$ $C_{BIAS} = 1\mu F$ $C_{SS} = 0nF$
$V_{BIAS} = V_{IN} = 6V$ $V_{OUT} = 0.65V$ $V_{EN} = 1.5V$
$I_{OUT} = 0A$ from the TPS7A74 datasheet

Figure 2-7. Soft-Start Current Versus Temperature

Figure 2-8. TPS7A74 DC Output Voltage Versus Time

2.1.4.5 Error Amplifier Common Mode Voltage

The non-preferred common mode voltage (V_{CM}) of the internal error amplifier potentially induces a sudden step in the LDO regulator turn-on response in older devices. This response is not as pronounced in most modern LDO regulators. LDO regulators that include this induced step response offer a shorter ramp time and longer delay time. The ramp rate of the small voltage step during the initial turn on is a function of the LDO bandwidth, which is different for each LDO regulator. To obtain this ramp rate, capture a measurement from an EVM after applying the system load for better results. This measurement provides a more accurate evaluation of the device bandwidth.

Figure 2-9. V_{CM} Can Affect the Turn-On Time

2.1.4.6 Reference Voltage (V$_{REF}$) Ramp Time Dominates the Turn-On Time

The reference voltage of most modern LDO regulators turns on much faster than the NR/SS and FF time constants. However, in tracker LDO regulators [15] (where the reference voltage is external to the LDO regulator) this potentially is not the case. Figure 2-11 and Figure 2-10 show an externally applied reference voltage and the corresponding output voltage of the device.


$t_{REF} \ll t_{NR}$ $t_{REF} \ll t_{FF}$

Figure 2-10. Fast Turn-on Time Versus Voltage

$t_{REF} \gg t_{NR}$ $t_{REF} \gg t_{FF}$

Figure 2-11. Slow Turn-on Time Versus Voltage

2.1.4.7 Start-Up During Dropout Mode

When a VIN pin and a VEN pin are tied together, and the VIN pin voltage increases slowly, the LDO operates in dropout mode and the output increases at the same rate that the VIN pin voltage increases. There can potentially be overshoot in the output voltage waveform as a result of turning on while operating in dropout mode [20].


Figure 2-12. Start-Up With Overshoot

2.1.4.8 Large Values of C$_{OUT}$ Induce Internal Current Limit

The turn-on time of an LDO regulator with a significant capacitive load can potentially induce the device to limit the current. In general, the current limit protection of an LDO regulator engages after 20µs to 50µs of operation where the load exceeds the current limit threshold. Thus, the previous discussion applies until current limit is engaged. After current limit engages the LDO approximates a current source charging the output capacitor C$_{OUT}$. Figure 2-13 shows the TPS7A20 loaded with small (1.4µF) output capacitance. While the device remains stable during a range between 0.47µF and 200µF load capacitance, operation at higher values of load capacitance can potentially trigger current limit during start-up, slowing down the turn-on time (See Figure 2-14).

Figure 2-13. TPS7A20 Turn-On Comparison

Figure 2-14. The TPS7A20 Current Limit Engages at Approximately 25µs During Turn-On

2.1.4.9 Limitations of Large-Signal LDO Bandwidth

In some LDO regulators, the internal error amplifier bandwidth dominates the turn-on time. Turn-on time is inherently large signal behavior, and the error amplifiers in some devices take longer to respond to such behavior. This response time is especially true of very old devices (such as the LM317 or TLV1117) or of some devices where an amplifier exists between the reference voltage and the NR/SS filter (TPS7A47 for example). Consult the device datasheet for expected turn-on times where the internal bandwidth limits the LDO regulator for better results.

2.2 Specific Use Cases and Examples

### 2.2.1 Case 3: Precision Voltage Reference With $R_{NR/SS}$ and Parallel I_{FC} Fast Charge

If Figure 2-1 describes the LDO architecture, and the fast-charge circuit uses I_{FC}, Equation 6 can be rewritten as Equation 16 after $t > t_{CO}$. Use Equation 7 and Equation 11 through Equation 16 to calculate the turn-on time for these LDO regulators. I_{FC} is in parallel with $R_{NR/SS}$, so V_{REF} in Equation 7 must be modified to be ($V_{REF} + I_{FC} \times R_{NR/SS}$).

When $t > t_{CO}$, use Equation 13 to calculate $V_{FB}(t)$.

When $t \leq t_{CO}$, use Equation 16 to calculate $V_{FB}(t)$.

$$V_{FB}(t) = \left(V_{REF}(t) + I_{FC} \times R_{NR/SS}\right) \times \left(1 - e^{-\frac{t}{\tau_{NR/SS}}}\right) \tag{16}$$

The TPS7A91 uses a precision voltage reference, low pass NR filter, optional external C_{FF} capacitor across R_{TOP}, and includes a constant current fast charge circuit. The fast charge current is user selectable using the SS_CTRL pin. V_{CO} is 97% of V_{REF}. The EVM was used for the measurements.

Figure 2-15. TPS7A49 Turn-On Time

2.2.2 Case 4: Precision Voltage Reference With I_{FC} Fast Charge and No $R_{NR/SS}$

If Figure 2-1 describes the LDO architecture and the fast charge circuit uses only I_{FC} (that is, $R_{NR/SS}$ disconnects temporarily) then Equation 5 can be rewritten as Equation 17 when t < t_{CO}. Equation 11 through Equation 15 and Equation 17 through Equation 20 are used to calculate the turn-on time for these LDO regulators.

When t ≤ t_{CO}, use Equation 17 and Equation 18 to calculate $V_{FB}(t)$ and $V_{TOP}(t)$.

When t > t_{CO}, use Equation 13, Equation 15, Equation 19 and Equation 20 to calculate $V_{FB}(t)$ and $V_{TOP}(t)$.

$$V_{FB}(t) = \frac{I_{FC}}{C_{NR/SS}} \times t \tag{17}$$

$$V_{TOP}(t) = V_{FB}(t) \times \frac{R_{TOP}}{R_{BOTTOM}} \times \left(1 - e^{-\frac{t}{\tau_{FF}}}\right) \tag{18}$$

$$t_{CO} = C_{NR/SS} \times \frac{V_{CO}}{I_{FC}} \tag{19}$$

$$V_{CO\_FF} = V_{CO} \times \frac{R_{TOP}}{R_{BOTTOM}} \times \left(1 - e^{-t_{CO}/\tau_{FF}}\right) \tag{20}$$

The TPS7A84A uses a precision voltage reference, low pass NR filter, external C_{FF} capacitor across R_{TOP}, and includes a constant current fast charge circuit. Figure 2-16 from the TPS7A84A datasheet describes the fast charge current versus input voltage and temperature. V_{CO} is 97% of V_{REF}. The $C_{NR/SS}$ capacitor is rated for 50V and the effective capacitance is nearly constant at 9.6nF. The EVM was used for the measurements.

from TPS7A84A datasheet $V_{BIAS} = 0V$

Figure 2-16. Fast-charge Current Versus Input Voltage

TPS7A84A EVM $V_{OUT} = 2.4V$

Figure 2-17. DC Output Voltage Versus Time

2.2.3 Case 5: Precision Current Reference

If Figure 2-2 describes the LDO architecture, V_{REF} can be written as Equation 21 or Equation 22. Use Equation 5 and Equation 7 with Equation 21 for calculations during the fast charge time. Use Equation 13, Equation 15, Equation 22 and Equation 23 for calculations after the changeover event occurs.

When $t \leq t_{CO}$ use Equation 21 to calculate V_{REF}.

$$V_{REF} = I_{FC} \times R_{NR/SS} \tag{21}$$

When $t > t_{CO}$ use Equation 22 to calculate V_{REF}.

$$V_{REF} = I_{NR/SS} \times R_{NR/SS} \tag{22}$$

$$t_{CO} = -\tau_{NR/SS} \times \ln\left(1 - \frac{V_{CO}}{I_{FC} \times R_{NR/SS}}\right) \tag{23}$$

Figure 2-18 shows the rise time for the TPS7A96 (and the lower current version, the TPS7A94) which uses a precision current reference with an NR/SS pin. During start up the LDO uses a fast charge circuit to rapidly turn on V_{OUT}. The TPS7A94 and TPS7A96 have a unique feature in that V_{CO} is programmable using the FB_PG pin and external resistor dividers. In this test using an EVM, V_{CO} is programmed using the external FB_PG resistors and is set to 97% × V_{OUT} = 1.164V. These LDO regulators operate in unity gain feedback, thus $V_{TOP} = 0V$.

Figure 2-19 shows the rise time for TPS7H1111 which is similar to the TPS7A94 and TPS7A96, except the TPS7H1111 is optimized for power devices in a space environment. In this test using an EVM, V_{CO} is programmed using the external FB_PG resistors and is set to $V_{OUT} = 1.626V$. These LDO regulators operate in unity gain feedback, thus $V_{TOP} = 0V$.

Figure 2-20 shows the test using a TPS7A57 EVM. V_{CO} is internally set to 97% × V_{OUT} = 1.164V. These LDO regulators operate in unity gain feedback, thus $V_{TOP} = 0V$.

R$_{NR/SS}$ = 8.06kΩ   V$_{OUT}$ = 1.2V
I$_{FC}$ = 2.1mA   I$_{NR/SS}$ = 150µA
C$_{NR/SS}$ = 4.7µF   TPS7A96 EVM

Figure 2-18. TPS7A96 Rise Time

R$_{NR/SS}$ = 18kΩ   I$_{FC}$ = 2.1mA
I$_{NR/SS}$ = 100µA   V$_{OUT}$ = 1.8V
C$_{NR/SS}$ = 4.7µF   TPS7H1111 EVM

Figure 2-19. TPS7H1111 Rise Time

R$_{NR/SS}$ = 24kΩ   I$_{FC}$ = 200µA
I$_{NR/SS}$ = 50µA   V$_{OUT}$ = 1.2V
C$_{NR/SS}$ = 3.8µF   TPS7A57

Figure 2-20. TPS7A57 Rise Time

2.2.4 Case 6: Soft-Start Timing

Some LDO regulators use a soft-start (SS) pin that is different than the combination noise reduction and soft-start (NR/SS) pin already discussed. Devices that include an SS pin include the TPS7A74, TPS74401, and TPS748A. While the SS pin programs the V$_{OUT}$ rise time, unlike the NR/SS pin, the SS pin does not reduce the device noise. Using a soft-start pin, and assuming no C$_{FF}$ is installed, the output rises linearly by tracking the voltage ramp of the external soft-start capacitor until the voltage exceeds the internal reference. The same analysis and equations are used as shown in Section 2.1.3, except V$_{CO}$ = V$_{REF}$ in these LDO regulators.

Modern LDO regulators are trimmed to provide excellent accuracy during steady state. However, any device that includes a soft-start pin is currently not trimmed during turn-on and a non-negligible V$_{OS}$ potentially affects the turn-on behavior. This behavior includes slightly faster turn on-time (positive V$_{OS}$) than originally anticipated, as well as a small voltage step in the output voltage during initial turn on.

After t > t$_{CO}$, V$_{CO\_FF}$ is calculated using Equation 25 while setting t = t$_{CO}$ and V$_{FB}$(t) = V$_{REF}$.

When t ≤ t$_{CO}$, use Equation 24 and Equation 25.

When t > t_{CO}, use Equation 15 and Equation 19.

$$V_{FB}(t) = \left(\frac{I_{FC}}{C_{SS}} \times t\right) + V_{OS} \tag{24}$$

$$V_{TOP}(t) = V_{FB}(t) \times \left(\frac{R_{TOP}}{R_{BOTTOM}}\right) + \left(\frac{I_{FC}}{C_{SS}} \times \frac{R_{TOP}}{R_{BOTTOM}} \times \tau_{FF}\right) \times \left(e^{-t/\tau_{FF}} - 1\right) \tag{25}$$

The TPS7A74 uses a precision voltage reference with an SS pin. The soft-start current variation with temperature is described in Figure 6-37 in the TPS7A74 datasheet [12]. The offset voltage during turn-on is shown in Figure 2-6. $V_{CO} = V_{REF}$ and Equation 7, Equation 11 through Equation 14, Equation 17 through Equation 20 are used for the analysis. The EVM was used for the measurements with a derated value of C_{SS} = 825nF according to the capacitor manufacturer. The comparison between the analysis and measurement is provided in Figure 2-8.

3 System Considerations

3.1 Inrush Current Calculation

Use the previous sections to determine the turn-on time for your LDO regulator. Use Equation 26 to calculate the inrush current using the loading on the output of the LDO regulator. The inrush current is a function of output current, output voltage rise time and output capacitance. While quiescent current of the LDO regulator does add to the inrush current, in practice this is a very small fraction of the total inrush and can usually be neglected in the analysis.

$$I_{INRUSH} = I_Q + I_{LOAD} + C_{OUT} \times V_{OUT}(t) \cong I_{LOAD} + C_{OUT} \times V_{OUT}(t) \tag{26}$$

As inrush current increases the LDO regulator temperature rise can temporarily also increase. In rare cases, the internal bond wires can fuse if the inrush current is very high [3]. Fortunately, neither prove to be a major concern in modern LDO regulators in the vast majority of applications. Turn-on times for most LDO regulators are sufficiently fast such that the junction temperature does not significantly rise and place the device into thermal shutdown mode. The current limit protection circuit engages within 20µs to 50µs in most cases, preventing an abnormally high inrush current from fusing the internal bond wires. If heavy inrush exists before the current protection circuit can engage, the fusing current can be reviewed by sending an E2E request to TI. Thus, most concerns regarding inrush current are systematic in nature, such as possible brownout of input supplies, or voltage droop of the input capacitance, C_{IN}, due to excessive inrush current.

Figure 3-1 shows inrush current measured in three locations (A, B, and C). D describes an optional damping network.

Figure 3-1. Inrush Current Probe Measurement Locations

Location A is a common measurement point but this potentially does not accurately reflect the true inrush seen through the LDO regulator. The input capacitor, C_{IN} provides some of the current to the device, so measurement point A shows less peaking in the current measurement and a lengthened current pulse.

Location B is the preferred measurement point if the objective is to capture the entire inrush current through the LDO regulator. Inductance (L_{P_IN}) associated with the current probe measurement typically results in excessive ringing in the measurement. An optional damping network can be installed to remove most of this ringing and clean up the measurement significantly.

Location C is the least preferred inrush measurement point. Inductance (L_{P_OUT}) associated with the current loop results in excessive ringing during the turn-on measurement, affecting both the output voltage and the input voltage measurements. Adding a damping network can improve the measurement, however the inductance potentially continues to slow the turn on time of the VOUT pin. Thus, even when an installed damping network exists, the measurement potentially does not reflect true device performance when the current probe loop is removed.

3.2 Inrush Current Analysis

We can use the previous equations to quickly calculate the inrush current through the LDO regulator if we know the output capacitance and load during the turn-on period. Figure 3-3 provides an example using the TPS7A20 (recall that this device includes an NR filter that also controls the turn-on time). Two 1µF capacitors are installed on the output which provide an effective capacitance of 1.4µF.

Figure 3-3 provides an example using the TPS7A84A. Recall that the TPS7A84A uses a fast-charge current source (without an NR resistor in parallel) and switches in the NR filter for steady state operation. The analysis used C_{OUT} = 67µF and the peak current (I_{PEAK}) is well within the tolerance of the capacitors.

Figure 3-2. TPS7A20 Turn-On With Inrush Current Analysis

Figure 3-3. TPS7A84A Turn-On With Inrush Current Analysis

3.3 Maximum Slew Rate

In some applications, the LDO regulator must limit the slew rate during the turn-on period [19], [18], and [5], and the most desirable way to achieve this requirement is to adjust the $C_{NR/SS}$ or C_{FF} capacitance. These slew rate requirements can be enforced across a narrow range of turn on, such as between 2V and 4V of a 5V output, or across the entire voltage range from 0V to steady state. In general, meeting these requirements using a device with an exponentially rising output can be more challenging, as shown in Figure 3-4 than a linear ramp as shown in Figure 3-3. To slow down a fixed output LDO regulator where the NR filter and feedback resistors are internal to the device, the only option remaining is to increase the output capacitance, C_{OUT} such that the current limit loop engages approximately 20µs to 50µs into the turn-on period.

Figure 3-4. TPS7A20 Output Voltage Slew Rate

4 Summary

Table 4-1, Table 4-2, and Table 4-3 include summaries of the architecture cases used in this white paper, to include:

- The features of the types of architectures used in these cases.
- Examples of the devices used in these cases.
- Time periods and equations used in these cases.
- The key parameters used in these cases.

Table 4-1. Simple Architecture Cases (No Fast Charge)

Case	Architecture Features	Example Devices	Time Periods	Equations to Use	Key Parameters
Case 1 Basic NR Filter	• Precision voltage reference • No C_{FF}	TPS7A20, TPS7A21	Single period: t ≥ 0	$V_{FB}(t)$: Equation 5 $V_{OUT}(t)$: Equation 8 τ calculation: Equation 10	• $\tau_{NR/SS} = R_{NR/SS} \times C_{NR/SS}$ • R_{TOP}, R_{BOTTOM} • Measure $t_{10\%\text{-}90\%}$
Case 2[1] NR + Feedforward	• Precision voltage reference • C_{FF} installed	TPS7A13, TPS7A14, TPS7A49	Single period: t ≥ 0	$V_{FB}(t)$: Equation 5 $V_{TOP}(t)$: Equation 7 $V_{OUT}(t)$: Equation 4	• $\tau_{NR/SS} = R_{NR/SS} \times C_{NR/SS}$ • $\tau_{FF} = R_{TOP} \times C_{FF}$ • Both time constants matter

(1)   With very small or unpopulated feedforward capacitance (C_{FF}), these devices operate using the analysis for Case 1.

Table 4-2. Voltage Reference with Fast Charge

Case	Architecture Features	Example Devices	Time Periods	Equations to Use	Key Parameters
Case 3 Parallel Fast Charge	• Precision voltage reference • NR/SS filter • Fast charge: ($R_{NR/SS}$ // I_{FC}) • Optional C_{FF}	TPS7A91, TPS7A92	Period 1: t ≤ t_{CO} Period 2: t > t_{CO}	Period 1: • $V_{FB}(t)$: Equation 5 • $V_{TOP}(t)$: Equation 7 • t_{CO}: Equation 11 Period 2: • $V_{FB}(t)$: Equation 16 • $V_{TOP}(t)$: Equation 15 • V_{CO_FF}: Equation 7 at t=t_{CO}	• $V_{CO} = 0.95 - 0.97 \times V_{REF}$ • I_{FC} (fast charge current) • Calculate V_{CO_FF} as initial condition

Table 4-2. Voltage Reference with Fast Charge (continued)

Case	Architecture Features	Example Devices	Time Periods	Equations to Use	Key Parameters
Case 4 Switched Fast Charge	• Precision voltage reference • I_{FC} disconnects $R_{NR/SS}$ during fast charge • C_{FF} required	TLV702, TLV703, TPS7A52, TPS7A53, TPS7A83A, TPS7A84A, TPS7A85A	Period 1: $t \le t_{CO}$ Period 2: $t > t_{CO}$	Period 1: • $V_{FB}(t)$: Equation 17 • $V_{TOP}(t)$: Equation 18 • t_{CO}: Equation 19 Period 2: • $V_{FB}(t)$: Equation 13 • $V_{TOP}(t)$: Equation 15 • V_{CO_FF}: Equation 20	• Linear ramp during fast charge • $V_{FB}(t) = (I_{FC}/C_{NR/SS}) \times t$ • $V_{CO} = 0.97 \times V_{REF}$ typically

Table 4-3. Alternative References Architectures

Case	Architecture Features	Example Devices	Time Periods	Equations to Use	Key Parameters
Case 5 Current Reference	• Precision current reference • $R_{NR/SS}$ filter • Fast charge modifies I_{REF} • Optional C_{FF}	TPS7A57, TPS7A94, TPS7A96, TPS7H1111-SP	Period 1: $t \le t_{CO}$ Period 2: $t > t_{CO}$	Period 1: • V_{REF}: Equation 21 • $V_{FB}(t)$: Equation 5 (use Equation 21 for V_{REF}) • $V_{TOP}(t)$: Equation 7 • t_{CO}: Equation 23 Period 2: • V_{REF}: Equation 22 • $V_{FB}(t)$: Equation 13 • $V_{TOP}(t)$: Equation 15	• $V_{REF} = I_{REF} \times R_{NR/SS}$ • I_{FC} during fast charge • $I_{NR/SS}$ during steady state • V_{CO} programmable through FB_PG
Case 6 Soft-Start Only	• Soft-start pin (not NR/SS) • No noise reduction • Optional C_{FF} • V_{OS} can be significant	TPS7A74, TPS74401, TPS748A	Period 1: $t \le t_{CO}$ Period 2: $t > t_{CO}$ **Note** $V_{CO} = V_{REF}$	Period 1: • $V_{FB}(t)$: Equation 24 • $V_{TOP}(t)$: Equation 25 • t_{CO}: Equation 19 (set $V_{CO}=V_{REF}$) Period 2: • $V_{FB}(t)$: V_{REF} (constant) • $V_{TOP}(t)$: Equation 15 • V_{CO_FF}: Equation 25 at $t = t_{CO}$	• C_{SS} (not $C_{NR/SS}$) • V_{OS} offset voltage (see Section 2.1.4.3) • Linear ramp with offset • No PSRR improvement

5 Conclusion

This paper documents the first type of framework to define a start-up analysis of LDO regulators using either NR filters, feedforward capacitors, or both. The framework includes the impact of fast charge circuitry, and

both types of internal precision references of LDO regulators are addressed (voltage references and current references). This paper discusses the non-preferred characteristics of modern LDO regulators, and how these characteristics impact the LDO start-up times. Designers can use this framework to calculate turn-on ramp times and the LDO inrush current, and can assess the output voltage slew rate during turn-on time to confirm that the LDO start-up behavior meets the system requirements.

6 References

1. Lathi, B.P. (2000). Signal Processing and Linear Systems. Oxford University Press. ISBN 978-0195219173.
2. Liu, Jason (2016). Various Applications for Voltage-Tracking LDO, application report. Texas Instruments.
3. Nöbauer, G. T., & Moser, H. (2000). Analytical Approach to Temperature Evaluation in Bonding Wires and Calculation of Allowable Current, in IEEE Transactions on Advanced Packaging. IEEE Transactions on Advanced Packaging, 23(3), 426–435.
4. Novak, I., Williams, K.B., Miller, J.R., Blando, G., and Shannon, N. (2011). DC and AC Bias Dependence of Capacitors Including Temperature Dependence. DesignCon East 2011.
5. Texas Instruments (2025). AM64x Sitara^{TM} Processors, datasheet.
6. Texas Instruments (2025). TPS74401 3.0A, Ultra-LDO with Programmable Soft-Start, datasheet.
7. Texas Instruments (2025). TPS748A 1.5A, Low-Dropout Linear Regulator With Programmable Soft-Start, datasheet.
8. Texas Instruments (2024). TPS7A20 300mA, Ultra-Low-Noise, Low-I_Q, High PSRR LDO, datasheet.
9. Texas Instruments (2023). TPS7A96 2A, Ultra-Low Noise, Ultra-High PSRR, RF Voltage Regulator, datasheet.
10. Texas Instruments (2023). TPS7H1111-SP and TPS7H1111-SEP 1.5A, Ultra-Low Noise, High PSRR Radiation Hardened Low Dropout (LDO) Linear Regulator, datasheet.
11. Texas Instruments (2022). TPS7A57 5A, Low-V_{IN} (0.7V), Low-Noise (2.1µV_{RMS}), High-Accuracy (1%), Ultra-Low Dropout (LDO) Voltage Regulator, datasheet.
12. Texas Instruments (2022). TPS7A74 1.5A, Low-Dropout Linear Regulator With Programmable Soft-Start, datasheet.
13. Texas Instruments (2020). TPS7A84A 3A, High-Accuracy (0.75%), Low-Noise (4.4µV_{RMS}) LDO Regulator, datasheet.
14. Texas Instruments (2016). TPS7A91 1A, High-Accuracy, Low-Noise LDO Voltage Regulator, datasheet.
15. Texas Instruments (2016), TPS7B4250-Q1 50mA 40V Voltage-Tracking LDO With 5mV Tracking Tolerance, datasheet.
16. Texas Instruments (2015). TPS7A49 36V, 150mA, Ultralow-Noise, Positive Linear Regulator, datasheet.
17. Thomas, R. E., Rosa, A. J., and Toussaint, G. J. (2012). The Analysis and Design of Linear Circuits (7th ed.). John Wiley & Sons. ISBN 978-1118065587.
18. TI E2E™ forums.
19. Traynham, Paul (2013). Overcoming Minimum Vdd Ramp Rate Limitation, application note. Renesas.
20. Zhang, Penn, and Song, Jason (2020). Avoid Start-Up Overshoot of LDO, application report. Texas Instruments.
21. Ziel, Stephen (2024). Tips, Tricks and Advanced Applications of Linear Regulators. Texas Instruments Power Supply Design Seminar SEM2600.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025