Errata CC2340R SimpleLink™ Family of 2.4GHz Wireless MCUs



ABSTRACT

This document describes the known exceptions to functional specifications (advisories) to the CC2340R SimpleLink[™] Family of 2.4GHz Wireless MCUs.

Table of Contents

1 Advisories Matrix	2
2 Nomenclature, Package Symbolization, and Revision Identification	. 3
2.1 Device Nomenclature	3
2.2 Devices Supported	3
2.3 Package Symbolization and Revision Identification	3
3 Advisories	. 4
4 Trademarks	8
5 Revision History	8
· · · · · · · · · · · · · · · · · · ·	



1 Advisories Matrix

Table 1-1 lists all advisories, modules affected, and the applicable silicon revisions.

	DESCRIPTION			Device Part Number				
MODULE				CC2340R22	CC2340R21			
		Revi	sion A	Affect	ed ⁽¹⁾			
SPI	Advisory SPI_04—Hang scenario with SPI waiting for CPU intervention forever	В	В	В	А			
ADC	Advisory ADC_08—ADC BUSY bit not cleared in repeat single, sequence and repeat sequence conversion modes	В	В	В	A			
ADC	Advisory ADC_09—ADC can have random conversion errors.	В	В	В	А			
BATMON	Advisory BATMON_01—Incorrect temperature measurement	В	В	В	А			
СКМ	Advisory CLK_01—Bluetooth Low Energy link not being maintained when using LFOSC only	В	В	В	А			
I2C	Advisory I2C_02—SDA and SCL open-drain output buffer issue	В	В	В	А			
GPIO	Advisory GPIO_01—Open-drain configuration can drive a short high pulse	В	В	В	A			

(1) Also affects all previous revisions unless otherwise noted.

Table 1-2 lists the latest revision for each of the device part numbers referenced in this errata.

Table 1-2. Latest Revision by Part Number			
Part Number	Revision		
CC2340R53	В		
CC2340R52	В		
CC2340R22	В		
CC2340R21	A		

Table 1-2. Latest Revision by Part Number

2 Nomenclature, Package Symbolization, and Revision Identification

2.1 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all SimpleLink Wireless devices. Each SimpleLink Wireless part number has one of two prefixes: CC or XCC. These prefixes represent evolutionary stages of product development from engineering prototypes (XCC) through fully qualified production devices (CC).

Device development evolutionary flow:

- **XCC** Experimental device that is not necessarily representative of the final device electrical specifications and may not use production assembly flow.
- **CC** Production version of the silicon die that is fully qualified.

XCC devices are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Production devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (X) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices are not used in any production system because the expected end-use failure rate is still undefined. Only qualified production devices are to be used.

2.2 Devices Supported

This document supports the following device:

- CC2340R5x
- CC2340R2x

2.3 Package Symbolization and Revision Identification

Figure 2-1 and Table 2-1 describe package symbolization and the device revision code.



Figure 2-1. Package Symbolization

Table	2-1.	Revision	Identification
-------	------	----------	----------------

Device Revision Code	Version ⁽¹⁾
А	0
В	1

(1) See CC2340xx Technical Reference Manual for the description of the SYS0:DEVICEID[31:28] VERSION bit field





SPI_04	Hang scenario with SPI waiting for CPU intervention forever.				
Revisions Affected	See Table 1-1				
Details	When the CPU is reading or writing the SPI FIFO using FIFO level triggers to generate interrupts, the system can hang. After the first interrupt is serviced, the FIFO level can permanently be below or above the configured threshold and not generate a subsequent CPU interrupt. This can lead to a hang scenario with SPI waiting for CPU intervention forever.				
Workaround	 Use polling of FIFO status within SPI and do not rely on FIFO level configured interrupts, or Use only empty/overflow interrupts and do not use FIFO level configured interrupts, or Use FIFO level configured interrupts along with empty (for TXFIFO) and overflow (for RXFIFO) as a failsafe to avoid hang scenarios. 				
A D O A O	ADC BUSY bit not cleared in repeat single, sequence, and repeat sequence conversion modes.				
ADC_08	ADC BUSY bit not cleared in repeat single, sequence, and repeat sequence conversion modes.				
ADC_08 Revisions Affected	ADC BUSY bit not cleared in repeat single, sequence, and repeat sequence conversion modes. See Table 1-1				
ADC_08 Revisions Affected Description	ADC BUSY bit not cleared in repeat single, sequence, and repeat sequence conversion modes. See Table 1-1 When ADC is configured in repeat single, sequence, or repeat sequence conversion modes with trigger policy as trigger next in the MEMCTLx register, software attempting to stop the conversion sequence by clearing ENC bit does not clear BUSY bit in the STATUS register. In the case of sequence conversion mode with trigger next policy, the BUSY bit is cleared at the end of the conversion sequence.				

ADC_09	ADC can have random conversion errors. See Table 1-1			
Revisions Affected				
Description	ADC can have errors at a rate as high as 1 in 330 million ADC conversions. When a conversion error occurs, the error results in a jump in the digital output of the ADC without a corresponding change in the ADC input voltage, otherwise known as a 'sparkle code'. The magnitude of the jump is 64 LSBs higher or lower than the expected ADC output when ADC is used in 12-bit resolution setting. The magnitude of the jump decreases to +/-16 LSBs for 10-bit resolution and +/-4 LSBs when set to 8-bit resolution.			
Workaround	The error rate can be reduced to 1 error in 80 billion ADC conversions by setting ADC.DEBUG1:CTRL[10:9] bits high.			
	Other software workarounds like a best-out-of-three, where out of three consecutive samples, the one with the highest standard deviation is discarded and the other two averaged to generate the ADC output can also be considered.			
	Software averaging of 16 consecutive ADC outputs decreases the deviation of the ADC output to +/- 4 LSBs when set to 12-bit resolution.			
	These workarounds are being incorporated into a future release of the SimpleLink™ Low Power F3 software development kit (SDK) for the CC23xx devices.			

TEXAS INSTRUMENTS www.ti.com

BATMON_01	Incorrect temperature measurement.
Revisions Affected	See Table 1-1
Description	BATMON can report incorrect temperatures when hysteresis is enabled. To prevent potential incorrect temperature reports, the user must always disable BATMON hysteresis.
Workaround	Hysteresis is controlled by the PMUD.CLT[2] HYST_EN bit.
	Hysteresis is enabled by default (reset value = 1) and, therefore, must actively be disabled during boot.
	Hysteresis can be disabled by clearing the PMUD.CLT[2] HYST_EN bit using the following command:
	HWREG(PMUD_BASE + PMUD_O_CTL) = (PMUD_CTL_CALC_EN PMUD_CTL_MEAS_EN)
	This workaround is incorporated into SIMPLELINK-LOWPOWER-F3-SDK versions >= 7.40.xx
CLK_01	Bluetooth Low Energy link not being maintained when using LFOSC only
Revisions Affected	See Table 1-1
Description	A small percentage of devices do not maintain a Bluetooth Low Energy link if LFOSC is used as a sleep clock due to random timing error above 500PPM.
Workaround	A software workaround are available in the SimpleLink F3 SDK >= 8.10.xx to allow devices to operate in the broadcaster, observer and peripheral roles when using LFOSC only. When the software workaround is used, the device can see short periods of operation with reduced throughput and increased power consumption when the timing error occurs. This software workaround does not support the central role. To completely

avoid the consequences of increased power consumption and connection throughput or

support the Central role, TI recommends using an external 32.768kHz crystal.

SDA and SCL Open-Drain Output Buffer Issue

Revisions Affected See Table 1-1

Description

I2C 01

The SDA and SCL outputs are implemented with push-pull 3-state output buffers rather than open-drain output buffers as required by I²C. While possible for the push-pull 3-state output buffers to behave as open-drain outputs, an internal timing skew issue causes the outputs to drive a logic-high for a duration of approximately 1ns–2ns before the outputs are disabled. The unexpected high-level pulse only occurs when the SCL or SDA outputs transition from a driven low state to a high-impedance state.

This short high-level pulse injects energy into the I²C signal traces, which causes the I²C signals to sustain a period of ringing as a result of multiple transmission line reflections. This ringing does not typically cause an issue on the SDA signal because the ringing only occurs at times when SDA is expected to be changing logic levels and the ringing has time to damp before data is latched by the receiving device. The ringing can have enough amplitude to cross the SCL input buffer switching threshold several times during the first few nanoseconds of this ringing period, which can cause clock glitches. This ringing does not typically cause a problem if the amplitude is damped within the first 50ns because I²C devices are required to filter the SCL inputs to remove clock glitches. Therefore, it is important to design the PCB signal traces to limit the duration of the ringing to less than 50ns. One possible way to reduce the ringing is to insert series termination resistors near the SCL and SDA terminals to attenuate transmission line reflections.

This issue can also cause the SDA output to be in contention with the target SDA output for the duration of the unexpected high-level pulse when the target begins an ACK cycle. This occurs because the target can already be driving SDA low before the unexpected high-level pulse occurs. The glitch that occurs on SDA as a result of this short period of contention does not cause any I²C protocol issue but the peak current applies unwanted stress to both I²C devices and potentially increases power supply noise. Therefore, a series termination resistor located near the respective SDA terminal is required to limit the current during the short period of contention.

A similar contention problem can occur on SCL when connected to I²C target devices that support clock stretching. This occurs because the target is driving SCL low before the unexpected high-level pulse occurs. The glitch that occurs on SCL as a result of this short period of contention does not cause any I²C protocol issue because I²C devices are required to apply a glitch filter to the SCL inputs. However, the peak current applies unwanted stress to both I²C devices and potentially increases power supply noise. Therefore, a series termination resistor located near the respective SCL terminal is required to limit the current during the short period of contention.

If another controller is connected, the unexpected high-level pulses on the SCL and SDA outputs can cause contention during clock synchronization and arbitration. The series termination resistors described above also limit the contention current in this use case without creating any l^2C protocol issue.

Workaround

Insert series termination resistors on the SCL and SDA signals and locate them near the SCL and SDA terminals along with the SCL and SDA pullup resistors.

The ringing can also be reduced by controlling the output to use minimum drive strength and reduced slew rate. These options are only configurable on pins that support high drive output. Standard drive pins have no configuration options.



GPIO_01	Open-Drain Configuration Can Drive a Short High Pulse		
Revisions Affected	See Table 1-1		
Description	Each DIO can be configured to an open-drain mode using the IOCx register.		
	However, an internal device timing issue can cause the GPIO to drive a logic-high for approximately 1ns–2ns during the transition into or out of the high-impedance state. This undesired high level can cause the GPIO to be in contention with another open-drain driver on the line if the other driver is simultaneously driving low. The contention is undesirable because the contention applies stress to both devices and results in a brief intermediate voltage level on the signal. This intermediate voltage level can be incorrectly interpreted as a high level if there is not sufficient logic filtering present in the receiver logic to filter this brief pulse.		
Workaround	If contention is a concern, do not use the open-drain functionality of the GPIOs; instead, emulate open-drain mode in the software. Open-drain emulation can be achieved by setting the GPIO data (DOUT31_0.DIOx) to a static 0 and driving the GPIO output enable (DOE31_0.DIOx) to enable or disable the drive low. For an example implementation, see the code below.		
	<pre>#include <ti cc23x0r5="" devices="" driverlib="" gpio.h=""> /* Call driver init functions */ GPIO_init();</ti></pre>		
	<pre>//Set GPIO data (DOUT31_0.DIOx) to static 0 GPIOClearDio(CONFIG_GPIO_LED_0); while(1) //loop below toggles the LED on and off every 1 second { GPIOSetOutputEnableDio(CONFIG_GPIO_LED_0, 1); sleep(1); GPIOSetOutputEnableDio(CONFIG_GPIO_LED_0, 0); sleep(1);</pre>		
	3		

4 Trademarks

SimpleLink[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from August 11, 2024 to October 30, 2024 (from Revision D (August 2024) to Revision E (October 2024))

•	Merged CC2340R21, CC2340R22, CC2340R52, and CC2340R53 erratas	1
•	Updated nomenclature and part marking descriptions	3

Changes from February 24, 2024 to August 11, 2024 (from Revision C (February 2024) to Revision D (August 2024))

Revision D (August 2024))		Page
•	Added Advisory I2C 02	2
•	Added Advisory GPIO 01	2
•	Added Advisory ADC 09	2
	,	

Page



Page

Changes from October 24, 2023 to February 24, 2024 (from Revision B (October 2023) to
Revision C (February 2024))

- Fixed typos throughout the document......

Changes from April 1, 2023 to October 23, 2023 (from Revision A (April 2023) to Revision B (October 2023)) Page

visory BATMON_012

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated