


## TIXU\_MX6Y


Content	
Page No	Sheet Name
01	COVER PAGE
02	BLOCK DIAGRAM
03	DC JACK_MAIN POWER IN
04	PMIC TPS6521815
05	LOAD SWITCH & COINCELL
06	IMX POWER
07	IMX-DDR3L
08	IMX-LCD, ENET, eMMC, SDIO
09	IMX - CSI, USB, ADC, GPIO
10	IMX CONTROL
11	eMMC
12	NOR FLASH & SD CARD
13	ETHERNET PHY
14	USB HUB
15	USB_OTG_HOST
16	USB CONNECTORS
17	USB-UART_USB2ANY_JTAG
18	CURRENT SENSE
19	LCD
20	BOOT SWITCH, LED AND GPIO
21	MISCELLANEOUS

REV	Revision Notes	Designer	Approver	Date
A1	Initial draft	VVDN	TI	31-01-2020
A1-01	1) Made R13=200E, R14=300E to avoid loading of DCDC6 feedback. 2) Made R221NM, R248M to make uSDHC1 as default boot source. 3) Made R77 NM. So that SD connector can control SD_CD# state. 4) Made R23NMSince the PGOOD_BU voltage is of 1V8 and PU is 3V 5) Made R250NM, R219M to select 4 bit bus width boot 6) Made R231NM, R238M to disable powercycle during boot 7) Made R571NM to disable extender mode in ethernet PHY 8) Made R773NM, R779NM to avoid the distortion of RMII Reference clock. 9) Made R771 NM to make PMIC_PWR_EN High always	VVDN	TI	17-03-2020
A1-02	1) R771Mounted	VVDN	TI	17-03-2020
A1-03	1) Mounted R190, R191, R261 with 0E; Made R192, R193, R262 NM For LCD Rework	VVDN	TI	20-03-2020
A1-04	1) Mounted R773, R779 with 510E for avoiding the dip in reference clock voltage. 2) Mounted R872, R873 with 49.9E and R208, R204 with 47K for clearing push button deglitch	VVDN	TI	26-03-2020
A2	A2 Release	VVDN	TI	26-03-2020


**TIDA-050043**

<small>TIXU MX6Y</small>		<small>A3</small>	<b>Title : COVER_PAGE</b>
		<small>Rev: A2</small>	
<b>Fab No : 501-1-01151</b>		<small>Sheet 1 of 21</small>	
<b>Asy No : 701-1-01380</b>			

## BLOCK DIAGRAM




## POWER ARCHITECTURE



TXU MX6Y


	A3	Title: BLOCK DIAGRAM	
	Fab No : 501-1-01151		Rev: A2
	Asy No : 701-1-01380		Sheet 2 of 21

# DC JACK (Main Power IN)




Note: Over-voltage protection is designed to withstand up to +20V.

## OVER VOLTAGE INDICATOR




## PMIC Input Power LED (GREEN) Indication



TXU MX6Y

	A3	Title : DC JACK_MAIN POWER IN	Rev: A2
	Fab No : 501-1-01151		
	Asy No : 701-1-01380		Sheet 3 of 21


# PMIC TPS6521815




	A3	Title: PMIC TPS6521815	
	Fab No: 501-1-01151		Rev: A2
	Asy No: 701-1-01380		Sheet 4 of 21

# LOAD SWITCH & COINCELL


## VDD\_PERI\_3V3 SWITCH (LS5)




## COIN CELL



## 5V LOAD SWITCH (LS4)




## SD CARD VOLTAGE SELECTION SWITCH



TXU MX6Y

	A3	<b>Title :</b> LOAD SWITCH & COINCELL	Rev: A2
	<b>Fab No :</b> 501-1-01151		
	<b>Asy No :</b> 701-1-01380		Sheet 5 of 21

# i.MX6ULL POWER



Place 22 uF cap and one of the 0.22uF caps next to the ball K10.

Place 22 uF cap and one of the 0.22uF caps next to the ball G9. Place others within 50 mils of vias. Do not connect any loads to VDDARM\_CAP.





Place 22 uF cap and one of the 0.22uF caps next to the pin I10. Place others within 50 mils of vias.

Diode is recommended in I.MX6ULL Hardware user guide

- |     |           |     |       |     |  |
|-----|-----------|-----|-------|-----|--|
| M12 | NGND_KEL0 |     |       |     |  |
| A1  | VSS1      | U17 | VSS47 | U14 |  |
| A17 | VSS2      |     | VSS46 | U1  |  |
| G3  | VSS3      |     | VSS45 | T14 |  |
| C7  | VSS4      |     | VSS44 | R17 |  |
| G11 | VSS5      |     | VSS43 | R16 |  |
| C15 | VSS6      |     | VSS42 | R11 |  |
| E8  | VSS7      |     | VSS41 | R7  |  |
| E11 | VSS8      |     | VSS40 | R5  |  |
| F6  | VSS9      |     | VSS39 | R3  |  |
| F7  | VSS10     |     | VSS38 | N5  |  |
| F8  | VSS11     |     | VSS37 | N3  |  |
| F9  | VSS12     |     | VSS36 | M11 |  |
| F10 | VSS13     |     | VSS35 | M10 |  |
| F11 | VSS14     |     | VSS34 | M9  |  |
| F12 | VSS15     |     | VSS33 | M8  |  |
| G3  | VSS16     |     | VSS32 | M7  |  |
| G5  | VSS17     |     | VSS31 | L12 |  |
| G7  | VSS18     |     | VSS30 | L7  |  |
| G12 | VSS19     |     | VSS29 | L3  |  |
| G15 | VSS20     |     | VSS28 | K12 |  |
| H7  | VSS21     |     | VSS27 | K7  |  |
| H12 | VSS22     |     | VSS26 | J12 |  |
| J5  | VSS23     |     | VSS25 | J7  |  |
|     |           |     | VSS24 |     |  |


MCIMX6Y2CVM08AB

# i.MX6ULL - DDR3L



	A3	Title : IMX-DDR3L	Rev: A2
	Fab No : 501-1-01151		Sheet 7 of 21
	Asy No : 701-1-01380		


# IMX-LCD, ENET, eMMC, SDIO






	A3	Title : IMX-LCD, ENET, eMMC, SDIO	
	Fab No : 501-1-01151		Rev: A2
	Asy No : 701-1-01380		Sheet 8 of 21



# IMX - CSI, USB, ADC, GPIO




	A3	Title : IMX - CSI, USB, ADC, GPIO	
	Fab No : 501-1-01151		Rev: A2
	Asy No : 701-1-01380		Sheet 9 of 21






	A3	Title : IMX CONTROL	
	Fab No : 501-1-01151		Rev: A2
	Asy No : 701-1-01380		Sheet 10 of 21

# eMMC




Layout note: Decoupling capacitor should connect close to power and ground

Pull up Resistors on SD2\_DATA, SD2\_CMD lines are for avoiding bus floating



U15 intended to use in HS200 mode. For that VCCQ need to maintain as 1V8




TXU MX6Y

	A3	Title : eMMC	Rev: A2
	Fab No : 501-1-01151		
	Asy No : 701-1-01380		Sheet 11 of 21




# ETHERNET PHY



A3	Title: ETHERNET PHY	Rev: A2
Fab No : 501-1-01151		Sheet 13 of 21
Asy No : 701-1-01380		


# USB HUB






TXU MX6Y

	A3	Title : USB HUB	
	Fab No : 501-1-01151		Rev: A2
	Asy No : 701-1-01380		Sheet 14 of 21

# USB\_CONNECTORS/OTG





TXU MX6Y

A3	<b>Title :</b> USB CONNECTORS	Rev: A2
<b>Fab No :</b> 501-1-01151		Sheet 16 of 21
<b>Asy No :</b> 701-1-01380		

D  
C  
B  
A

D  
C  
B  
A

5  
4  
3  
2  
1  
5  
4  
3  
2  
1

4  
3  
2  
1  
4  
3  
2  
1


3  
2  
1  
3  
2  
1

2  
1  
2  
1


1  
1  
1  
1




# USB-UART



# JTAG





# USB2ANY



TXUJ MX6Y

	A3	Title: USB-UART_USB2ANY_JTAG	
	Fab No: 501-1-01151		Rev: A2
	Asy No: 701-1-01380		Sheet 17 of 21

# CURRENT SENSE






TXU MX6Y

	A3	Title : CURRENT SENSE	
	Fab No : 501-1-01151		Rev: A2
	Asy No : 701-1-01380		Sheet 18 of 21


# LCD

## LCD IO & CORE POWER SWITCHES




	A3	Title : LCD	Rev: A2
	Fab No : 501-1-01151		
	Asy No : 701-1-01380		Sheet 19 of 21



## FUNCTIONAL SWITCHES AND LED



## GPIO HEADER



## BOOT CONFIGURATION



BOOT_MODE[1:0]	BOOT TYPE
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot
11	Reserved

BOOT_CFG1[7:5]	BOOT DEVICE
000	QSPI
010	SD/eSD/SDXC
011	MMC/eMMC


NOTE: To select boot device as eMMC along with the DIP switch change mount R221 with 10K and no mount R248

TXU MX6Y

A3	Title : BOOT SWITCH, LED AND GPIO	Rev: A2
Fab No : 501-1-01151		
Asy No : 701-1-01380		Sheet 20 of 21

# MISCELLANEOUS


## MOUNTING HOLES




## GLOBAL FIDUCIALS




## GND TEST POINT



## LOCAL FIDUCIALS



## LCD MOUNTING HOLES



TDXU MX6Y

	A3	Title : MISCELLANEOUS	
	Fab No : 501-1-01151		Rev: A2
	Asy No : 701-1-01380		Sheet 21 of 21

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated