

# Major Component Product Pages

[TI 66AK2L06 Product Page](#)

[TI ADC12J4000 Product Page](#)

[TI DAC38J84 Product Page](#)


[TI LMK04828 Product Page](#)


# TI 66AK2L06 JESD Attach to Wideband ADCs and DACs

Table of Contents		
Page Number	Page Name	Page Description
11	k2l_soc_05.SchDoc	K2L Resets, Core PLL and SERDES PLL Inputs
13	k2l_soc_06_1.SchDoc	K2L Boot-Config, I2C, SPI, UART, Timer, and USIM
15	k2l_soc_08.SchDoc	K2L DFE JESD204B SYSREF, SYNCIN/OUT and DFE I/O
25	adc12j4000_01.SchDoc	ADC power pins, power filtering and decoupling capacitors
26	adc12j4000_02.SchDoc	ADC Input, JESD204B interface, SPI and discrete I/O control
27	dac38j84_01.SchDoc	DAC power pins, power filtering and decoupling capacitors
29	dac38j84_02.SchDoc	DAC Output, JESD204B interface, SPI and discrete I/O control
30	lmk04828_01.SchDoc	LMK04828 power pins, power filtering and decoupling capacitors
31	lmk04828_02.SchDoc	Clock input, clock output, SPI and discrete I/O control

Revision History	
Revision	Notes
Rev 1.0	Initial revision release


Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: <a href="#">EVM_orderable</a>	Designed for: <a href="#">Public Release</a>	Mod. Date: 4/15/2015	 <a href="http://www.ti.com">http://www.ti.com</a> © Texas Instruments 2015
TID #: <a href="#">TIDEP0034</a>	Project Title: <a href="#">TI 66AK2L06 JESD Attach to Wideband ADCs and DACs</a>		
Number: <a href="#">TIDEP0034</a>	Rev: <a href="#">E1</a>	Sheet Title:	
SVN Rev: <a href="#">Version control disabled</a>	Assembly Variant: <a href="#">[No Variations]</a>	Sheet: <a href="#">1</a> of <a href="#">35</a>	
Drawn By:	File: <a href="#">CoverSheet_01.SchDoc</a>	Size: B	
Engineer: <a href="#">a0271760</a>	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>		



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: <a href="#">EVM_orderable</a>	Designed for: <a href="#">Public Release</a>	Mod. Date: 4/15/2015	
TID #: <a href="#">TIDEP0034</a>	Project Title: <a href="#">TI 66AK2L06 JESD Attach to Wideband ADCs and DACs</a>		
Number: <a href="#">TIDEP0034</a>	Rev: <a href="#">E1</a>	Sheet Title:	
SVN Rev: <a href="#">Version control disabled</a>	Assembly Variant: <a href="#">[No Variations]</a>		Sheet: 2 of 35
Drawn By: <a href="#">a0271760</a>	File: <a href="#">system_diagram.SchDoc</a>		Size: B
Engineer: <a href="#">a0271760</a>	Contact: <a href="#">http://www.ti.com/support</a>		© Texas Instruments 2015



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 4/15/2015
TID #: TIDEP0034	Project Title: TI 66AK2L06 JESD Attach to Wideband ADCs and	
Number: TIDEP0034	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: [No Variations]	Sheet: 3 of 35
Drawn By:	File: system_power_diagram.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	



© Texas Instruments 2015

A

B

C


D

A

B

C

D




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: <a href="#">EVM_orderable</a>	Designed for: <a href="#">Public Release</a>	Mod. Date: 4/15/2015	<p>TEXAS INSTRUMENTS http://www.ti.com © Texas Instruments 2015</p>
TID #: <a href="#">TIDEP0034</a>	Project Title: <a href="#">TI 66AK2L06 JESD Attach to Wideband ADCs and</a>		
Number: <a href="#">TIDEP0034</a>	Rev: <a href="#">E1</a>	Sheet Title:	
SVN Rev: <a href="#">Version control disabled</a>	Assembly Variant: <a href="#">[No Variations]</a>	Sheet: <a href="#">4</a> of <a href="#">35</a>	
Drawn By:	File: <a href="#">system_clocking_diagram.SchDoc</a>	Size: <a href="#">B</a>	
Engineer: <a href="#">a0271760</a>	Contact: <a href="#">http://www.ti.com/support</a>		

For schematic and layout recommendations and requirements see the K2L product page linked below.

[TI 66AK2L06 Product Page](#)

K2L BOOTMODE and RESET pins mastered by Board Mangement Controller (microcontroller) not shown here.



K2L RESESTAT and BOOTCOMPLETE monitored by System Controller (microcontroller) not shown here.

CORECLKSEL[1:0] = 0b00  
Select SYSCLK as source for K2L Main PLL


### K2L Core and Peripheral PLL Reference Clock Inputs

K2L SYSCLK sourced my LMK04828. When utilizing LVDS outputs of LMK04828 only AC-coupling is necessary.

DDR3 controller reference clock solution not shown. Please see K2L EVM schematics.

K2L JESD SERDES0/1 reference clock sourced my LMK04828. When utilizing LVDS outputs of LMK04828 no AC-coupling or external bias or termination network is necessary.

SGMII and PCIe SERDES reference clock solution not shown. Please see K2L EVM schematics.



K2L PLLLOCK monitored by System Controller (microcontroller) not shown here.


Not utilizing ALTCORECLK. Pull-up/down resistor necessary to reserve off clock input.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 4/15/2015
TID #: TIDEP0034	Project Title: TI 66AK2L06 JESD Attach to Wideband ADCs and	
Number: TIDEP0034	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: [No Variations]	Sheet: 11 of 35
Drawn By:	File: k2l_soc_05.SchDoc	Size: B
Engineer: a0271760	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.



## K2L Boot-Config, I2C, SPI, UART, Timer, and USIM



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 4/14/2015	
TID #: TIDEP0034	Project Title: TI 66AK2L06 JESD Attach to Wideband ADCs and	Sheet Title:	
Number: TIDEP0034	Rev: E1	Assembly Variant: [No Variations]	Sheet: 13 of 35
SVN Rev: Version control disabled	File: k2l_soc_06_1.SchDoc	Size: B	http://www.ti.com
Drawn By:	Engineer: a0271760	Contact: http://www.ti.com/support	© Texas Instruments 2015


For schematic and layout recommendations and requirements see the K2L product page linked below.

[TI 66AK2L06 Product Page](#)

JESD204B SERDES shall be routed according to routing rules specified in the Keystone 2 SERDES User Guide (SPRUH03)

[Keystone2 SERDES User Guide \(SPRUH03\)](#)

### DFE JESD204B SERDES



JESD204B SYSREF and SYNC shall be utilized according to DFE User Guide (SPRUHX8) and routed according to Keystone 2 Hardware Design Guide (SPRAVB0) DFE peripheral section.


[Keystone2 Hardware Design Guide \(SPRAVB0\)](#)

### DFE JESD204B SYSREF, SYNCIN/OUT and DFE I/O

K2L SYSREF driven by LMK04828

K2L DFESYNCOIN0 driven by DAC SYNC output

K2L DFESYNCOOUT0 drives ADC SYNC input




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 4/15/2015
TID #: TIDEP0034	Project Title: TI 66AK2L06 JESD Attach to Wideband ADCs and	
Number: TIDEP0034	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: [No Variations]	Sheet: 15 of 35
Drawn By:	File: k2l_soc_08.SchDoc	Size: B
Engineer: a0271760	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	






### ADC Power Pins and Decoupling Capacitors



The ADC thermal pad is the only ground connection for this IC. Ensure good connection through multiple vias to the PCB ground planes.

Decoupling caps shall be placed as close to ADC power pins as possible.



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.



# ADC Input, JESD204B Interface, SPI and Discrete I/O Control

For schematic and layout recommendations and requirements see the ADC12J4000 product page linked below.


[TI ADC12J4000 Product Page](#)

ADC input signal conditioning (bal-un, op-amps...etc) is not shown here. The input circuit required is application and system specific. Please see ADC12J4000 datasheet, application notes and EVM design guide for specific recommendations.

ADC\_DEVCLK is a 1GHz+ signal. It needs to be specially routed, and GND isolated in a similar manner to the JESD SERDES channels.

ADC DEVCLK driven by LMK04828

ADC SYSREF driven by LMK04828



K2L\_DFEIO[17..00] << K2L\_DFEIO[17..00]

ADC discrete input and output routed to K2L DFEIO/GPIO bus for control by K2L software.


TI K2L Demo1 software shall control decimation filter through SPI registers. This is an optional usage of the discrete decimation control using available K2L DFEIO pins.

TI K2L Demo 1 only utilizing ADC SERDES lane 0 and lane 1. Recommend hardware implementations to included all lanes possible for maximum design flexibility.

TI K2L Demo 1 software shall utilize the differential, LVDS SYNC+/- interface. Utilizing the SYNC pin is an optional usage of the K2L DFEIO pins to source the SYNC signal to the ADC. See ADC12J4000 datasheet for implementation details.

ADC SPI port mastered by K2L SPI\_0

## ADC Temperature Sensor














Place LM95233 close to ADCJ124000 TDIODE pins to keep ADC\_TDIODE net short.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 4/14/2015
TID #: TIDEP0034	Project Title: TI 66AK2L06 JESD Attach to Wideband ADCs and	
Number: TIDEP0034	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: [No Variations]	Sheet: 26 of 35
Drawn By:	File: adc12j4000_02.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.





Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 4/15/2015
TID #: TIDEP0034	Project Title: TI 66AK2L06 JESD Attach to Wideband ADCs and	
Number: TIDEP0034	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: [No Variations]	Sheet: 27 of 35
Drawn By:	File: dac38j84_01.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	



© Texas Instruments 2015

# DAC Output, JESD204B Interface, SPI and Discrete I/O Control

For schematic and layout recommendations and requirements see the DAC38J84 product page linked below.

[TI DAC38J84 Product Page](#)

DAC DACCLK driven by LMK04828 LVPECL source.

DAC SYSREFP driven by LMK04828 LVPECL source.

TI K2L Demo 1 only utilizing DAC SERDES lane 0 and lane 1. Recommend hardware implementations to include all lanes possible for maximum design flexibility.

DAC SPI port mastered by K2L SPI\_1

JTAG interface not utilized. JTAG subsystem held in reset per datasheet instructions by TRSTB tied to GND.


Optional external low-pass filter element. Shall be placed as close as possible to DAC BGA.  
Please see DAC38J84 datasheet, application notes and EVM design guide for specific recommendations.

K2L\_DFEIO[17..00] << K2L\_DFEIO[17..00]  
DAC discrete input and output routed to K2L DFEIO/GPIO bus for control by K2L software.

DAC output signal signal conditioning (bal-un, op-amps...etc) is not shown here. The output circuit required is application and system specific. Please see DAC38J84 datasheet, application notes and EVM design guide for specific recommendations.



Rbias controls the full-scale current output according to datasheet equation:  
 $IOUTFS = (coarse\_dac + 1) / 16 \times IBIAS \times 64 = (coarse\_dac + 1) / 16 \times VEXTIO / RBIAS \times 64$

TI K2L Demo 1 software shall utilize the differential, LVDS SYNCBP/N interface. Utilizing the SYNC\_AB and SYNC\_CD pins is an optional usage of the K2L DFEIO pins to receive the SYNC signal from the DAC.  
See DAC38J84 datasheet for implementation details.



# LMK04828 Decoupling Capacitors

LMK04828 decoupling shall be placed as close to the IC package as possible. See LMK04828 datasheet and EVM for example decoupling layout.



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 4/14/2015
TID #: TIDEP0034	Project Title: TI 66AK2L06 JESD Attach to Wideband ADCs and	
Number: TIDEP0034	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: [No Variations]	Sheet: 29 of 35
Drawn By:	File: lmk04828_01.SchDoc	Size: B
Engineer: a0271760	Contact: <a href="http://www.ti.com/support">http://www.ti.com/support</a>	



© Texas Instruments 2015

For schematic and layout recommendations and requirements see the LMK04828 product page linked below.

[TI LMK04828 Product Page](#)

LMK04828 RESET and SYNC mastered by System Controller (microcontroller) not shown here.

All unused pins shall be routed with short stubs to aid in solderability and mechanical robustness. Indicated by the LMK-xx unused pin nets names.

LMK04828 LD1 and LD2 monitored by System Controller (microcontroller) not shown here.

LMK04828 DCLKOUT0 used as the device clock for the ADC

LMK04828 SDCLKOUT0 used as the SYSREF for the ADC

Optional external charge-pump filter element. Shall be placed as close as possible to LMK04828. Please see LMK04828 datasheet, application notes and EVM design guide for specific recommendations.

LMK04828 DCLKOUT2 used as the device clock for the DAC

LMK04828 SDCLKOUT3 used as the SYSREF for the DAC

DAC DACCLK and SYSREF are LVPECL inputs which require LVPECL source biasing and AC-coupling as described in the DAC38J84 datasheet section 7.3.25

Special care should be taken to GND isolate CLKIN0 signal.

Optional external charge-pump filter element. Shall be placed as close as possible to LMK04828. Please see LMK04828 datasheet, application notes and EVM design guide for specific recommendations.

LMK04828 SPI port mastered by System Controller (microcontroller) not shown here.

LMK04828 LD1 and LD2 monitored by System Controller (microcontroller) not shown here.


LMK04828 SDCLKOUT5 used as the SYSREF for the K2L

LMK04828 DCLKOUT4 used as the SYSCLK for the K2L

LMK04828 DCLKOUT6 used as the JESD0 SERDES clock for the

LMK04828 SDCLKOUT7 used as the JESD1 SERDES clock for the

K2L\_DFESYSREFP  
K2L\_DFESYSREFN  
K2L\_SYSCLKP  
K2L\_SYSCLKN  
K2L\_JESD\_SERDES0\_REFCLKP  
K2L\_JESD\_SERDES0\_REFCLKN  
K2L\_JESD\_SERDES1\_REFCLKP  
K2L\_JESD\_SERDES1\_REFCLKN



Orderable: EVM_orderable	Designed for: Public Release	Mod. Date: 4/14/2015
TID #: TIDEP0034	Project Title: TI 66AK2L06 JESD Attach to Wideband ADCs and	
Number: TIDEP0034	Rev: E1	Sheet Title:
SVN Rev: Version control disabled	Assembly Variant: [No Variations]	Sheet: 30 of 35
Drawn By:	File: lmk04828_02.SchDoc	Size: B
Engineer: a0271760	Contact: http://www.ti.com/support	

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.



## IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have **not** been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

## IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated ("TI") reference designs are solely intended to assist designers ("Buyers") who are developing systems that incorporate TI semiconductor products (also referred to herein as "components"). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer's systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. **TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design.** TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED "AS IS". TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, SPECIAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER'S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer's safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have **not** been so designated is solely at Buyer's risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.