




REVISION HISTORY


| DATE | CHANGE | AUTHOR |
|------------|--|--------|
| 01/03/2020 | REV B CHANGES SHEET 6/7 UPDATE TABLES SHEET 12 NO-POP R186, MCU_OSPI1_LBCLKO AS GPIO SHEET 30 CON_DPO_AUX_N PULLUP TO 3V3 SHEET 30 ISOLATE AND ESD PROTECT DPO_HPD SHEET 32 MIRROR MCU_MCAN1_RX/TX AT U44 SHEET 33 MIRROR UB960 I2C6 SDA/SCL | TNYC |
| 02/24/2020 | SHEET 19 DELETE C656, C661, C721, C729 TO MAKE ROOM FOR 3-T UNDER SOC. | |





v0.2 10/29/2019

Supports J721E Connected Cockpit Use Case, Functional Safety, MCU Only & Suspend-to-RAM with LPDDR4



Provisioned In-Line Supply Filter =

Sheet 5 of 40

SoM I2C ADDRESS TABLE

| Device | WKUP_I2C0 | MCU_I2C0 | CPU_I2C0 | CPU_I2C1 | CPU_I2C2 | CPU_I2C3 | CPU_I2C4 | CPU_I2C5 | CPU_I2C6 |
|---------------|---|-----------|-----------|----------|----------|----------|----------|----------|----------|
| MCU ID EEPROM | 0x50 | | | | | | | | |
| PMIC-A | 0x48-0X4B | 0x48-0X4B | | | | | | | |
| PMIC-B | 0x4C-0x4F | | | | | | | | |
| APPLE AUTH | | | 0x10,0x11 | | | | | | |
| CPU UB941 | | | | 0x16 | | | | | |
| CPU TPA6304 | | | | | | 0x2D | | | |
| CPU TAS2505 | | | | | | 0x18 | | | |
| MINI-PCIE | | | | | | | TBD | | |
| A2B EXPANSION | | | | | | | | TBD | |
| CPU UB960 | | | 0x3D | | | | | | 0x3D |
| | | | | | | | | | |
| | | | | | | | | | |
| CPU UB960 | Move from I2C6 to I2C0 due to UB960 SCL/SDA line swap. Swap to I2C0 can be wired. Delta from ACARD. On ACARD set pin measures ~1.2V for addr 0x2C, on CCARD measures 3.2V for addr 0x2D. Looks like on-chip pulldown not | | | | | | | | |
| CPU TPA6304 | enabled? No datasheet and parts shipped in two different batches. | | | | | | | | |


GPIO MAPPING TABLE

| INDEX | BALL | SIGNAL | GPIO | IPU/IPD | SCHEMATIC NET | XPU/XPD |
|-------|------|-----------------|------------------|---------|--------------------|----------|
| 1 | AJ23 | PRG1_PRU0_GPO3 | GPIO0_4 | OFF | TPA6304_nSTANDBY | PD-3.32K |
| 2 | AH23 | PRG1_PRU0_GPO4 | GPIO0_5 | OFF | CHIMES_nSTANDBY | PD-3.32K |
| 3 | AH21 | PRG1_PRU0_GPO19 | GPIO0_20 | OFF | A2B_GPIO_OUT_57 | PD-10K |
| 4 | AJ25 | PRG1_PRU1_GPO10 | GPIO0_32 | OFF | A2B_GPIO_INTR_77 | |
| 5 | AH25 | PRG1_PRU1_GPO11 | GPIO0_33 | OFF | A2B_GPIO_OUT_74 | |
| 6 | AG25 | PRG1_PRU1_GPO12 | GPIO0_34 | OFF | A2B_GPIO_INTR_43 | |
| 7 | AH26 | PRG1_PRU1_GPO14 | GPIO0_35 | OFF | PCle0_WAKE# | PU-100K |
| 8 | AJ27 | PRG1_PRU1_GPO15 | GPIO0_36 | OFF | PCle0_W_DISABLE# | PD-10K |
| 9 | AJ26 | PRG1_PRU1_GPO16 | GPIO0_37 | OFF | PCle0_RC_RSTz | PD-10K |
| 10 | W28 | RGMII6_TD1 | GPIO0_100 | OFF | TUNER_INTB_CHIP0 | PU-10K |
| 11 | Y27 | RGMII6_RD2 | GPIO0_106 | OFF | TUNER_RSTB_CHIP0 | PD-10K |
| 12 | AA2 | SPI0_CS0 | GPIO0_111 | OFF | UB960_FRAME_SYNC | |
| 13 | AA1 | SPI0_CLK | GPIO0_113 | OFF | UB960_PDB | PD-10K |
| 14 | AB5 | SPI0_D0 | GPIO0_114 | OFF | UB960_CAM_nPOWERON | PU-10K |
| 15 | Y3 | SPI1_CS0 | GPIO0_116 | OFF | UB981_GPIO0 | |
| 16 | W4 | SPI1_CS1 | GPIO0_117 | OFF | UB981_GPIO1 | |
| 17 | Y1 | SPI1_CLK | GPIO0_118 | OFF | UB981_PDB | PD-10K |
| 18 | Y5 | SPI1_D0 | GPIO0_119 | OFF | UB981_GPIO2 | |
| 19 | Y2 | SPI1_D1 | GPIO0_120 | OFF | UB981_GPIO3 | |
| 20 | AC2 | UART0_CTSn | GPIO0_123 | OFF | NEO_RESETN | |
| 21 | AB1 | UART0_RTSn | GPIO0_124 | OFF | PWR_SW_CNTL_DSIO | PD-10K |
| 22 | AC4 | UART1_CTSn | GPIO0_127 | OFF | DSI_UB981_INTB | PU-4.7K |
| 23 | AD5 | UART1_RTSn | GPIO1_0 | OFF | USB0_STATUS | PU-100K |
| 24 | W5 | MCAN0_RX | GPIO1_1 | OFF | UB960_INTB | PU-4.7K |
| 25 | W6 | MCAN0_TX | GPIO1_2 | OFF | USB0_VBUS_OCN | PU-100K |
| 26 | W3 | MCAN1_RX | GPIO1_3 | OFF | APL_RSTn | PU-2.2K |
| 27 | Y23 | PRG1_PRU1_GPO8 | GPIO0_29 | OFF | ENET_WAKE | PD-3.32K |
| 28 | W23 | RGMII6_TD3 | GPIO0_99 | OFF | ENET_INH | PD-3.32K |
| 29 | V23 | RGMII6_RX_CTL | GPIO0_98 | OFF | ENET_INTSn | PU-3.32K |
| 30 | T27 | MMC2_DAT1 | GPIO1_25 | OFF | ENET_EN | PU-3.32K |
| 31 | F27 | WKUP_GPIO0_3 | WKUP_GPIO0_3 | OFF | MCAN_nFAULT | PU-3.32K |
| 32 | F29 | WKUP_GPIO0_6 | WKUP_GPIO0_6 | OFF | MCAN_EN | PD-10K |
| 33 | H26 | WKUP_GPIO0_10 | WKUP_GPIO0_10 | OFF | MCU_CAN0_STBz | PD-10K |
| 34 | H27 | WKUP_GPIO0_11 | WKUP_GPIO0_11 | OFF | MCU_CAN1_STBz | PD-10K |
| 35 | AH29 | PRG0_PRU0_GPO13 | GPIO0_56 | OFF | SEL_SDIO_3V3_1V8n | PU-10K |
| 36 | AG29 | PRG0_PRU1_GPO16 | GPIO0_79 | OFF | MMC_PWR_ON | PU-10K |
| 37 | G26 | WKUP_GPIO0_9 | WKUP_GPIO0_9 | OFF | H_MCU_INT# | PU-10K |
| 38 | A23 | WKUP_GPIO0_30 | MCU_OSPI1_LBCLK0 | OFF | WKUP_GPIO0_30 | PU-10K |


TEXAS INSTRUMENTS INCORPORATED
TIDEP-01020
Preliminary Information - Subject to change

| | | | |
|-----------------------------------|----------------|---------|----|
| Title: J7ES CCARD | | | |
| Page Contents: GPIO MAPPING TABLE | | | |
| Size: C | DOC NO: 519132 | REV: A1 | |
| Date: Friday, June 12, 2020 | Sheet 7 | of | 40 |


MLB



DSI





CSI Interface




TEXAS INSTRUMENTS INCORPORATED
TIDEP-01020
Preliminary Information - Subject to change

| | | | |
|--------------------------------------|----------------|--------|----|
| Title: J7ES CCARD | | | |
| Page Contents: SOC MLB, CSI & DSI IF | | | |
| Size: C | DOC NO: 519132 | REV: A | |
| Date: Friday, June 12, 2020 | Sheet 8 | of | 40 |




| | | |
|------------------------------|----------------|--------|
| Title: J7ES CCARD | | |
| Page Contents: SOC SERDES IF | | |
| Size: C | DOC NO: 519132 | REV: A |
| Date: Friday, June 12, 2020 | Sheet 9 | of 40 |

MMC Interface



UFS Interface





TEXAS INSTRUMENTS INCORPORATED
TIDEP-01020
Preliminary Information - Subject to change



| | | | |
|---------------------------------|----------------|--------|----|
| Title: J7ES CCARD | | | |
| Page Contents: SOC MMC & UFS IF | | | |
| Size: C | DOC NO: 519132 | REV: A | |
| Date: Friday, June 12, 2020 | Sheet 10 | of | 40 |

LPDDR4


EMIF




Dcap scheme needs improvement to reduce Zpk vs F (WiP)




MCU FLASH



OSPI FLASH RESET



OSPI FLASH



TEXAS INSTRUMENTS INCORPORATED
TIDEP-01020
Preliminary Information - Subject to change

Title: J7ES CCARD

Page Contents: SOC MCU FLASH

Size: 6

DOC NO: 519132

REV: A1



Date: Friday, June 12, 2020

Sheet 12


0

40


MCU_RGMII



MCU ADCs



MAIN RGMII



TEXAS INSTRUMENTS INCORPORATED

TIDEP-01020

Preliminary Information - Subject to change

Title: J7ES CCARD

Page Contents: SOC RGMII, ADC

Size: C

DOC NO: 519132

REV: A



Date: Friday, June 12, 2020

Sheet 13



of

40


MCU & MAIN GENERAL IO, OSC CLKs




MCU DUAL PURPOSE PINS. A2B CANNOT DRIVE UNTIL AFTER RESET



OSC




CLKs




TEXAS INSTRUMENTS INCORPORATED
TIDEP-01020
Preliminary Information - Subject to change

| | | | |
|--|----------------|--------|----|
| Title: J7ES CCARD | | | |
| Page Contents: SOC MCU & MAIN GEN IO, OSC* | | | |
| Size: C | DOC NO: 519132 | REV: A | |
| Date: Friday, June 12, 2020 | Sheet 14 | of | 40 |


GENERAL



USB




USB VBUS Resistor divider circuit



TEXAS INSTRUMENTS INCORPORATED
TIDEP-01020
Preliminary Information - Subject to change

| | | |
|----------------------------------|----------------|--------|
| Title: J7ES CCARD | | |
| Page Contents: SOC GENERAL & USB | | |
| Size: C | DOC NO: 519132 | REV: A |
| Date: Friday, June 12, 2020 | Sheet 15 | of 40 |

PRG0 & PRG1



TEXAS INSTRUMENTS INCORPORATED

TIDEP-01020

Preliminary Information - Subject to change

Title: J7ES CCARD

Page Contents: SOC PRG0 AND PRG1

Size: C

DOC NO: 519132

REV: A


Date: Friday, June 12, 2020

Sheet 16

of

40

ANALOG POWER 1



TEXAS INSTRUMENTS INCORPORATED

TIDEP-01020

Preliminary Information - Subject to change

Title: J7ES CCARD

Page Contents: SOC ANALOG POWER 1

Size:

DOC NO: 519132

REV: A




Date: Friday, June 12, 2020

Sheet 17

0

40

DIGITAL POWER 2



TEXAS INSTRUMENTS INCORPORATED

TIDEP-01020

Preliminary Information - Subject to change


Title: J7ES CCARD

Page Contents: SOC DIGITAL POWER 2


Size: C DOC NO: 519132 REV: A

Date: Friday, June 12, 2020 Sheet 18 of 40


DIGITAL POWER 3




SOC GROUND



INPUT PROTECTION AND FILTER



STAGE-1 16V BOOST



TEXAS INSTRUMENTS INCORPORATED

TIDEP-01020

Preliminary Information - Subject to change

Title: J7ES CCARD

Page Contents: POWER LM5176

Size:



DOC NO: 519132

REV: A

Date: Friday, June 12, 2020

Sheet 21 of 40

STAGE-1 3.3V AND 5 V POWER



TEXAS INSTRUMENTS INCORPORATED
TIDEP-01020
Preliminary Information - Subject to change

Title: J7ES CCARD

Page Contents: POWER LM5141

REV: A

40

PMIC- A


```

PCB Notes:
For multi-phase Buck converter configs, route
remote sense feedback as follows:
1. Pseudo differential pair traces on same layer
  & next to primarily power plane segment. Avoid
  routing near to any noisy/switching signals.
2. Connect each trace, as close as possible, to
  power & Gnd vias or across Dcap in middle of SOC
  power ball group.
3. Trace widths = 4-8mil & separation distance =
  8-50mil, try to keep traces near each other as best
  as possible while

```

For single-phase Buck converters, route remote sense feedback as follows:

1. Single-ended traces on same layer & next to primarily power plane segment as best as possible. Avoid routing near to any noisy/switching signals.
2. Connect each trace, as close as possible, to a power via near in middle of SOC power ball group.
3. Trace widths = 4-8mil"



PMIC-A uses default I2C ADDR:
0x48, 0x49, 0x4A & 0x4B

TEXAS INSTRUMENTS INCORPORATED
TIDEP-01020
Preliminary Information - Subject to change

Title: J7ES CCARD

Page Contents: PMIC A

DOC NO: 519132

REV: A


Date: Friday, June 12, 2020

Sheet 23

0

40

PMIC - B



PMIC-B uses NVM to set I2C ADDR:
0x4C, 0x4D, 0x4E & 0x4F

PCB Note:
For multi-phase Buck converter configs, route remote sense feedback as follows:
1. Pseudo differential pair traces on same layer & next to primarily power plane segment. Avoid routing near to any noisy/switching signals.
2. Connect each trace, as close as possible, to power & Gnd vias or across Dcap in middle of SOC power ball group.
3. Trace widths = 4-8mil & separation distance = 8-50mil, try to keep traces near each other as best as possible while



SCH Note:
1. For 3 & 4 phase Buck converter configs, the unused feedback sense inputs on Buck 3 & 4 can be optionally re-assigned to provide additional "external voltage monitoring" for functional safety coverage, see PMIC data sheet for details.

PCB Note:
For single-phase Buck converters, route remote sense feedback as follows:
1. Single-ended traces on same layer & next to primarily power plane segment as best as possible. Avoid routing near to any noisy/switching signals.
2. Connect each trace, as close as possible, to a power via near in middle of SOC power ball group.
3. Trace widths = 4-8mil"

TEXAS INSTRUMENTS INCORPORATED
TIDEP-01020
Preliminary Information - Subject to change

| | | |
|-----------------------------|----------------|--------|
| Title: J7ES CCARD | | |
| Page Contents: PMIC B | | |
| Size: C | DOC NO: 519132 | REV: A |
| Date: Friday, June 12, 2020 | Sheet 24 | of 40 |










LOAD SWITCHES




TEXAS INSTRUMENTS INCORPORATED
TIDEP-01020
Preliminary Information - Subject to change

| | | |
|------------------------------|----------------|--------|
| Title: J7ES CCARD | | |
| Page Contents: LOAD SWITCHES | | |
| Size: C | DOC NO: 519132 | REV: A |
| Date: Friday, June 12, 2020 | Sheet 25 | of 40 |

SECONDARY LDO'S/SWITCHES




LP5912-500mA \$0.38
TPS746Q1-1000mA, ADVANCE PART, SAME PACKAGE \$0.5
TPS74701-500mA, \$0.80



| | | |
|---|----------------|--------|
| TEXAS INSTRUMENTS INCORPORATED | | |
| TIDEP-01020 | | |
| Preliminary Information - Subject to change | | |
| Title: J7ES CCARD | | |
| Page Contents: SECONDARY LDO'S/SWITCHES | | |
| Size: C | DOC NO: 519132 | REV: A |
| Date: Friday, June 12, 2020 | Sheet 26 | of 40 |


BOOT MODE SELECTION



| BOOTMODE [7:0] | | | | | | | | | MCU_BOOTMODE[9:0] | | | | | | | | | | | |
|-------------------------------|--------------------------|----|----|------------------|----|----|------------------|----|-------------------|---|-----|----------|---------------------|---|---|------------|---|---|-----|-------------------------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| BACKUP BOOT MODE CONFIG | PRIMARY BOOT MODE CONFIG | | | BACKUP BOOT MODE | | | Prim Boot Mode B | | POST CONFIG | | RSV | MMC ONLY | PRIMARY BOOT MODE A | | | PLL CONFIG | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | NA | NA | NA | NA | NA | NA | NA | NA | | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | OSPI |
| | NA | NA | NA | NA | NA | NA | NA | NA | | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | UART/NO-BOOT(default) |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | OSPI |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | UART/NO-BOOT |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | EMMC |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | USB | |


| PRIMARY BOOT MODE CONFIG | | |
|--------------------------|-----------|----------|
| OSPI | | |
| 6 | SPEED | 33HMz |
| 5 | ICLK | EXTERNAL |
| 4 | CSEL | CS 0 |
| USB | | |
| 6 | PORT | 0 |
| 5 | MODE | DFU |
| 4 | LANE SWAP | NO |
| UART | | |
| 6 | RSV | |
| 5 | RSV | |
| 4 | PORT | MCU-0 |
| EMMC | | |
| 6 | PORT | 0 |
| 5 | BUS WIDTH | MAX |
| 4 | VOLTAGE | 1.8V |

MEM eMMC




100BALL BGA 14mmX18mm, 1mm BALL PITCH
MTFC32GAKAEDQ-AIT - V5.0
MTFC32GAPALNA-AIT - V5.1
MTFC32GAPALNA-AAT - V5.1


USB PORT FOR DEBUG




USB HOST PORT WITH CHARGE



SuperSpeed standard A plug pinout



SuperSpeed standard B plug pinout



| | | |
|-------|------------|-----------------|
| 1 | VBUS | Red |
| 2 | D- | White |
| 3 | D+ | Green |
| 4 | GND | Black |
| 5 | StdA_SSRX- | Blue |
| 6 | StdA_SSRX+ | Yellow |
| 7 | GND_DRAIN | GROUND |
| 8 | StdA_SSTX- | Purple |
| 9 | StdA_SSTX+ | Orange |
| Shell | Shield | Connector Shell |

| | | |
|--------------|------------|-----------------|
| 1 | VBUS | Red |
| 2 | D- | White |
| 3 | D+ | Green |
| 4 | GND | Black |
| 5 | StdA_SSTX- | Blue |
| 6 | StdA_SSTX+ | Yellow |
| 7 | GND_DRAIN | GROUND |
| 8 | StdA_SSRX- | Purple |
| 9 | StdA_SSRX+ | Orange |
| Shell | Shield | Connector Shell |

TEXAS INSTRUMENTS INCORPORATE
TIDEP-01020
Preliminary Information - Subject to change

Title: J7ES CCARD

Page Contents: USB MEDIA

Size:


DOC NO: 519132

REV: A

Date: Friday, June 12, 2020

Sheet 29 of

DISPLAY PORT INTERFACE




TEXAS INSTRUMENTS INCORPORATED
TIDEP-01020
Preliminary Information - Subject to change

| | | |
|---------------------------------------|----------------|--------|
| Title: J7ES CCARD | | |
| Page Contents: DISPLAY PORT INTERFACE | | |
| Size: C | DOC NO: 519132 | REV: B |
| Date: Friday, June 12, 2020 | Sheet 30 of | 40 |

DSI FPD LINK

"For this version FPD-Link III Interface (PDS90UB941ASRTDTQ1) supported"



TEXAS INSTRUMENTS INCORPORATED
TIDEP-01020
Preliminary Information - Subject to change


Title: J7ES CCARD

Page Contents: DSI-FPD LINK


Size: C DOC NO: 519132 REV: A

Date: Friday, June 12, 2020 Sheet 31 of 40

ENET - DP83TC811/DP83TG720 (OPTION)




CAN WITH WAKEUP



The schematic diagram illustrates the electrical connections for the camera module, organized into five main channels. Each channel consists of an input signal, a filter, and a series of capacitors connected to various power rails.

- V960_IO_1V1 Channel 1:** Input V960_IO_1V1 passes through capacitor C452 (0.1uF, 50V) to filter FL34 (120E). The output of FL34 is connected to a series of capacitors: C447 (10uF, 16V), C446 (1uF, 16V), C421 (0.01uF, 50V), and C418 (0.01uF, 50V), which are connected to the VCAM_VDD_FPD power rail.
- V960_IO_1V1 Channel 2:** Input V960_IO_1V1 passes through capacitor C397 (0.1uF, 50V) to filter FL24 (120E). The output of FL24 is connected to a series of capacitors: C398 (10uF, 16V), C399 (1uF, 16V), C803 (0.01uF, 50V), and C802 (0.01uF, 50V), which are connected to the VCAM_VDDL power rail.
- V960_IO_1V1 Channel 3:** Input V960_IO_1V1 passes through capacitor C391 (0.1uF, 50V) to filter FL22 (120E). The output of FL22 is connected to a series of capacitors: C390 (10uF, 16V), C389 (1uF, 16V), C800 (0.01uF, 50V), and C791 (0.01uF, 50V), which are connected to the VCAM_VDD_CSI power rail.
- VSYS_IO_1V8 Channel 4:** Input VSYS_IO_1V8 passes through capacitor C453 (0.1uF, 50V) to filter FL32 (120E). The output of FL32 is connected to a series of capacitors: C443 (10uF, 16V), C814 (1uF, 16V), C813 (0.01uF, 50V), C810 (0.01uF, 50V), C812 (0.01uF, 50V), and C809 (0.01uF, 50V), which are connected to the VCAM_VDD18 power rail.
- VSYS_IO_1V8 Channel 5:** Input VSYS_IO_1V8 passes through capacitor C454 (0.1uF, 50V) to filter FL33 (120E). The output of FL33 is connected to a series of capacitors: C444 (10uF, 16V), C445 (1uF, 16V), C417 (0.01uF, 50V), C419 (0.01uF, 50V), C422 (0.01uF, 50V), and C420 (0.01uF, 50V), which are connected to the VCAM_VDD18_FPD power rail.
- VSYS_IO_1V8 Channel 6:** Input VSYS_IO_1V8 passes through capacitor C381 (0.1uF, 50V) to filter FL20 (120E). The output of FL20 is connected to a series of capacitors: C380 (10uF, 16V), C379 (1uF, 16V), and C792 (0.01uF, 50V), which are connected to the VCAM_VDDA18 power rail.
- VDD_IO_3V3 Channel 7:** Input VDD_IO_3V3 is connected to a series of capacitors: C793 (1uF, 16V) and C796 (0.01uF, 50V), which are connected to the DGND power rail.





| | | |
|--|----------------|--------|
| TEXAS INSTRUMENTS INCORPORATED | | |
| TIDEP-01020 | | |
| Preliminary Information - Subject to change | | |
| Title: J7ES CCARD | | |
| Page Contents: CSI2 CAMERA | | |
| Size: C | DOC NO: 519132 | REV: B |
| Date: Friday, June 12, 2020 | Sheet 33 | of 40 |

USB HUB FOR WIFI/DEBUG


USB HUB INCLUDED TO
SUPPORT USB DEBUG PORT
AND WIFI.

USB_VBUS on HUB pin 9 must be high for the HUB to show up on the USB bus as this simulates up-stream power. However a high on USB_VBUS does NOT turn on down-stream power via PWRCTL. PWRCTL to downstream ports is controlled via the USB power control SW stack. Each down-stream power port is controlled individually.

```
RJ16 - Option 1-2, 0-ohm, HUB always active
RJ16 - Option 2-3, 20K ohm, HUB active only when
USB1_DRV_VBUS is high
```



Mini PCIe Half Card Interface (WiFi Only)



SX-PCEAC2-HMC-SP DOES NOT
USE 1.5V OR I2C.

TEXAS INSTRUMENTS INCORPORATED

TIDEP-01020

Preliminary Information - Subject to change

Title: J7ES CCAR

Page Contents: USB HUMB/WIFI

B HUMB/WIF

| | | |
|-------|---|-----|
| Size: | C | DOC |
|-------|---|-----|

DOC NO: 519132

REV: A


Date: Friday, June 12, 2020

Sheet 34


0

4







CLASS-D AUDIO OUT



CHIMES




AUDIO IN



TEXAS INSTRUMENTS INCORPORATED
TIDEP-01020
Preliminary Information - Subject to change

| | | |
|-----------------------------|----------------|--------|
| Title: J7ES CCARD | | |
| Page Contents: AUDIO IN | | |
| Size: C | DOC NO: 519132 | REV: A |
| Date: Friday, June 12, 2020 | Sheet 36 | of 40 |

A2B EXPANSION



PRIMARY A2B SERIAL SIGNALS


79,SCL from Master, local 3k32 pullup to IOVDD
80,SDA from Master, local 3k32 pullup to IOVDD

87,ADAU1452 BCLK_IN2 from Master (SPORT0_CLK,ALKX)
89,ADAU1452 LRCLK_IN2 from Master (SPORT0_FS,AFSX)
88,ADAU1452 SDATA_IN2 from Master (SPORT0_D0,AXRn)
31,ADAU1452 SDATA_OUT3 to Master (SPORT0_D1,AXRn)


92,ADAU1452 BCLK_OUT2 to Master (SPORT1_CLK,ACLKR)
90,ADAU1452 LRCLK_OUT2 to Master (SPORT1_FS,AFSR)
91,ADAU1452 SDATA_OUT2 to Master (SPORT1_D0,AXRn)

73,EXT_MCLK from Master through resistor, normally OPEN (AHCLKX,XREF_CLK)


GNSS



APPLE SUPPORT MFISP000918596



I2C ADDR 0x10(0x20) RST = 0
I2C ADDR 0x11(0x22) RST = 1



TEXAS INSTRUMENTS INCORPORATED

TIDEP-01020

Preliminary Information - Subject to change

Title: J7ES CCARD

Page Contents: EXPANSION GNSS

Size: C

DOC NO: 519132

REV: A




Date: Friday, June 12, 2020

Sheet 37

of


40

DEBUG CONSOLE




```
MCU_BOOTMODE[9:8],  
HIGH-Z UNTIL BOOT  
DONE.
```

DEBUG JTAG



```
TCK, TRSTn, EMU0, EMU1 ON VDDSHV0_MCU POWER DOMAIN.  
TMS, TDI, TDO ON VDDSHV0 POWER DOMAIN.  
ISOLATE TMS, TDI, TDO TO PREVENT EMULATOR  
DRIVING INTO SOC WHEN VDDSHV0 IS OFF.  
TCK, TRSTn, EMU0/1 DRIVE CONTROLLED BY  
VDDSHV0_MCU (I.E. VREF_DBG).
```



DOUBLE CHECK VOLTAGE LEVEL ON EN_3V3IO_LDSW AND PULLDOWN.

TEXAS INSTRUMENTS INCORPORATED
TIDEP-01020
Preliminary Information - Subject to change

Title: J7ES CCARD

Page Contents: [DEBUG](#)

Size:

Date: Friday, June 12, 2020

Sheet 38

of


40

RADIO TUNER

ANTENNA FROM LCARD

POWER FROM LCARD

OPTIONAL SD CARD SUPPORT



TEXAS INSTRUMENTS INCORPORATED
TIDEP-01020
Preliminary Information - Subject to change

| | | |
|------------------------------|----------------|--------|
| Title: J7ES CCARD | | |
| Page Contents: DEBUG SD CARD | | |
| Size: C | DOC NO: 519132 | REV: A |
| Date: Friday, June 12, 2020 | Sheet 40 | of 40 |

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated