JESD204 technology

Encoding for SerDes synchronization, clock recovery and DC balance

Get started

What is JESD204?

JESD204 technology is a standardized serial interface between data converters (ADCs and DACs) and logic devices (FPGAs or ASICs) which uses encoding for SerDes synchronization, clock recovery and DC balance. Our JESD-compliant products and designs help you significantly improve the performance of high-density systems across a variety of application areas. We provide devices that support both JESD204B and JESD204C.

Learning the differences of JESD204B and JESD204C

This white paper explains the differences between JESD204B and JESD204C standards and the impact those changes have on engineers working on high-speed data converter board designs.

View whitepaper

The benefits of TI’s JESD204 IP

checkmark

Lower system cost

Free IP, compared to paying Xilinx for using their IP for this function—no-cost for use with TI converters.

checkmark

Accelerate design time

TI will help you configure the IP for your exact mode. You don’t have to become a JESD204 expert. We handle that knowledge for you.

checkmark

Flexible/easy to use

Requires fewer FPGA resources—pre-configurable and optimizable firmware specifically for your FPGA platform, data converter and JESD204 mode.

Our free firmware expedites development time

韌體

JESD204 快速設計 IP，適用連接到 TI 高速資料轉換器的 FPGA

The JESD204 rapid design IP has been designed to enable FPGA engineers to achieve an accelerated path to a working JESD204 system. The IP has been architected in a way that downstream digital processing and other application logic are isolated from most of the performance- and timing-critical (...)

Design and development resources for JESD204

支援軟體

高速資料轉換器專業軟體

這款高速資料轉換器專業 GUI 是一款 PC (相容於 Windows® XP/7/10) 程式，旨在協助評估大多數 TI 高速數據轉換器 [類比轉數位轉換器 (ADC) 和數位轉類比轉換器 (DAC)] 和類比前端 (AFE) 平台。DATACONVERTERPRO-SW 旨在支援整個 TSW14xxx 系列資料擷取和模式產生卡，為時域和頻域中的資料轉換器分析提供強大且快速的解決方案，並支援單音、多音和調變訊號。此 GUI 也與 TI 模式產生 GUI 相容，可快速合成單音、多音和調變訊號。

使用者可以向 DATACONVERTERPRO-SW 提供自訂模式，以載入到 TI DAC。支援從 (...)

參考設計

適用於 12 位元數位器的可擴充 20.8 GSPS 參考設計

This reference design describes a 20.8 GSPS sampling system using RF sampling analog-to-digital converters (ADCs) in time interleaved configuration. Time interleaving method is a proven and traditional way of increasing sample rate, however, matching individual ADCs offset, gain and sampling time (...)

參考設計

適用於 DSO、雷達和 5G 無線測試儀的多通道 JESD204B 15 GHz 時鐘參考設計

High speed multi-channel applications require precise clocking solutions capable of managing channel-to-channel skew in order to achieve optimal system SNR, SFDR, and ENOB. This reference design is capable of supporting two high speed channels on separate boards by utilizing TI’s LMX2594 (...)

參考設計

適用於雷達應用的多通道 RF 收發器參考設計

此參考設計為 8 通道類比前端 (AFE)，採用兩個 AFE7444 4 通道 RF 收發器和 LMK04828-LMX2594 架構時脈子系統，可讓設計擴充至 16 通道或更多通道。各 AFE 通道包含 14 位元、9GSPS DAC 和 3GSPS ADC，ADC 同步化至低於 10ps 的偏斜，2.6GHz 下為 > 75dB 動態範圍。

技術資源

Application note

Adaptive Drive Angle Adjust

This application report provides the foundation needed to select the circuit board material and optimize device settings for a JESD204B data link.

document-pdfAcrobat

PDF

White paper

Ready to make the jump to JESD204B? White Paper (Rev. B)

This paper examines the system implications around the JESD204B interface.

document-pdfAcrobat

PDF

Application note

System Design Considerations when Upgrading from JESD204B to JESD204C (Rev. A)

The purpose of this paper is to highlight the major differences between the JESD204B and JESD204C revisions of Serial Interface Standard for Data Converters.

document-pdfAcrobat

PDF

Support and training for JESD204

TI E2E™ forums with technical support from TI engineers

Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliqua. Ut enim ad minim veniam, quis nostrud exercitation ullamco laboris nisi ut aliquip ex ea commodo consequat.

JESD204 TI E2E™ forum topics