SN54AS11

ACTIVE

Military, 3-ch, 3-input, 4.5-V to 5.5-V ultra-high-speed (4 ns) bipolar AND gate

Product details

Technology family AS Supply voltage (min) (V) 4.5 Supply voltage (max) (V) 5.5 Number of channels 3 Inputs per channel 3 IOL (max) (mA) 20 IOH (max) (mA) -2 Input type Bipolar Output type Push-Pull Features High speed (tpd 10- 50ns) Data rate (max) (Mbps) 125 Rating Military Operating temperature range (°C) -55 to 125
Technology family AS Supply voltage (min) (V) 4.5 Supply voltage (max) (V) 5.5 Number of channels 3 Inputs per channel 3 IOL (max) (mA) 20 IOH (max) (mA) -2 Input type Bipolar Output type Push-Pull Features High speed (tpd 10- 50ns) Data rate (max) (Mbps) 125 Rating Military Operating temperature range (°C) -55 to 125
CDIP (J) 14 130.4652 mm² 19.56 x 6.67
  • 4.5-V to 5.5-V VCC Operation
  • Max tpd of 5.5 ns at 5 V

  • 4.5-V to 5.5-V VCC Operation
  • Max tpd of 5.5 ns at 5 V

These devices contain three independent 3-input positive-AND gates. They perform the Boolean functions Y = A • B • C or Y = (A\ + B\ + C\)\ in positive logic.

These devices contain three independent 3-input positive-AND gates. They perform the Boolean functions Y = A • B • C or Y = (A\ + B\ + C\)\ in positive logic.

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Similar functionality to the compared device
SN74LV4T08-EP ACTIVE Enhanced-product four-channel two-input AND gate with integrated level shifter Voltage range (1.65V to 5.5V), voltage translation capable

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 12
Type Title Date
* Data sheet SN54ALS11A, SN54AS11, SN74ALS11A, SN74AS11 datasheet (Rev. D) 08 Nov 2002
* SMD SN54AS11 SMD 5962-97561 21 Jun 2016
Selection guide Logic Guide (Rev. AB) 12 Jun 2017
Application note Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) 02 Dec 2015
User guide LOGIC Pocket Data Book (Rev. B) 16 Jan 2007
Application note Semiconductor Packing Material Electrostatic Discharge (ESD) Protection 08 Jul 2004
Application note TI IBIS File Creation, Validation, and Distribution Processes 29 Aug 2002
Application note Designing With Logic (Rev. C) 01 Jun 1997
Application note Advanced Schottky Load Management 01 Feb 1997
Application note Input and Output Characteristics of Digital Integrated Circuits 01 Oct 1996
Application note Live Insertion 01 Oct 1996
Application note Advanced Schottky (ALS and AS) Logic Families 01 Aug 1995

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Package Pins CAD symbols, footprints & 3D models
CDIP (J) 14 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos