Menu
Product
Email
PDF
Order now
AFE7906 6-Channel, 5-MHz to 12-GHz RF Sampling Receiver with 3-GSPS ADCs
SBASAF7C
january 2022 – may 2023
AFE7906
PRODUCTION DATA
CONTENTS
SEARCH
AFE7906 6-Channel, 5-MHz to 12-GHz RF Sampling Receiver with 3-GSPS ADCs
1
1
Features
2
Applications
3
Description
4
Description (continued)
5
Revision History
6
Specifications
6.1
Absolute Maximum Ratings
6.2
ESD Ratings
6.3
Recommended Operating Conditions
6.4
Thermal Information
6.5
RF ADC Electrical Characteristics
6.6
PLL/VCO/Clock Electrical Characteristics
6.7
Digital Electrical Characteristics
6.8
Power Supply Electrical Characteristics
6.9
Timing Requirements
6.10
Switching Characteristics
6.11
Typical Characteristics
6.11.1
RX Typical Characteristics 30 MHz and 400 MHz
6.11.2
RX Typical Characteristics at 800MHz
6.11.3
RX Typical Characteristics 1.75GHz to 1.9GHz
6.11.4
RX Typical Characteristics 2.6GHz
6.11.5
RX Typical Characteristics 3.5GHz
6.11.6
RX Typical Characteristics 4.9GHz
6.11.7
RX Typical Characteristics 6.8GHz
6.11.8
PLL and Clock Typical Characteristics
7
Device and Documentation Support
7.1
Receiving Notification of Documentation Updates
7.2
Support Resources
7.3
Trademarks
7.4
Electrostatic Discharge Caution
7.5
Glossary
8
Mechanical, Packaging, and Orderable Information
IMPORTANT NOTICE
Package Options
Mechanical Data (Package|Pins)
ABJ|400
MCBG079C
ALK|400
MPBGAU3B
Thermal pad, mechanical data (Package|Pins)
Orderable Information
sbasaf7c_oa
sbasaf7c_pm
search
No matches found.
Full reading width
Full reading width
Comfortable reading width
Expanded reading width
Card for each section
Card with all content
Data Sheet
AFE7906 6-Channel, 5-MHz to 12-GHz RF Sampling Receiver with 3-GSPS ADCs
1
Features
Request full data sheet
Six RF sampling 14 bit, 3 GSPS ADCs
Maximum RF signal bandwidth:
4 ADCs: 1200 MHz per ADC
6 ADCs: 600 MHz per ADC
RF frequency range: 5 MHz - 12 GHz
Digital step attenuators (DSA): 25 dB range, 0.5-dB steps
Single DDC (on 6 channels) or dual-band DDCs (on 4 channels)
16x NCOs per DDC channel
Optional Internal PLL/VCO for ADC clocks or external clock at ADC sample rate
Sysref alignment detector
SerDes data interface:
JESD204B and JESD204C compatible
8 SerDes transmitters up to 29.5 Gbps
Subclass 1 multi-device synchronization
Package: 17-mm × 17-mm FCBGA, 0.8-mm pitch
