SWRS046I November   2006  – September 2018 CC1020

PRODUCTION DATA.  

  1. 1Device Overview
    1. 1.1 Features
    2. 1.2 Applications
    3. 1.3 Description
    4. 1.4 Functional Block Diagram
  2. 2Revision History
  3. 3Terminal Configuration and Functions
    1. 3.1 Pin Diagram
    2. 3.2 Pin Configuration
  4. 4Specifications
    1. 4.1  Absolute Maximum Ratings
    2. 4.2  ESD Ratings
    3. 4.3  Recommended Operating Conditions
    4. 4.4  RF Transmit
    5. 4.5  RF Receive
    6. 4.6  RSSI / Carrier Sense
    7. 4.7  Intermediate Frequency (IF)
    8. 4.8  Crystal Oscillator
    9. 4.9  Frequency Synthesizer
    10. 4.10 Digital Inputs and Outputs
    11. 4.11 Current Consumption
    12. 4.12 Thermal Resistance Characteristics for VQFNP Package
  5. 5Detailed Description
    1. 5.1  Overview
    2. 5.2  Functional Block Diagram
    3. 5.3  Configuration Overview
      1. 5.3.1 Configuration Software
    4. 5.4  Microcontroller Interface
      1. 5.4.1 Configuration Interface
      2. 5.4.2 Signal Interface
      3. 5.4.3 PLL Lock Signal
    5. 5.5  4-wire Serial Configuration Interface
    6. 5.6  Signal Interface
      1. 5.6.1 Synchronous NRZ Mode
      2. 5.6.2 Transparent Asynchronous UART Mode
      3. 5.6.3 Synchronous Manchester Encoded Mode
        1. 5.6.3.1 Manchester Encoding and Decoding
    7. 5.7  Data Rate Programming
    8. 5.8  Frequency Programming
      1. 5.8.1 Dithering
    9. 5.9  Receiver
      1. 5.9.1  IF Frequency
      2. 5.9.2  Receiver Channel Filter Bandwidth
      3. 5.9.3  Demodulator, Bit Synchronizer, and Data Decision
      4. 5.9.4  Receiver Sensitivity Versus Data Rate and Frequency Separation
      5. 5.9.5  RSSI
      6. 5.9.6  Image Rejection Calibration
      7. 5.9.7  Blocking and Selectivity
      8. 5.9.8  Linear IF Chain and AGC Settings
      9. 5.9.9  AGC Settling
      10. 5.9.10 Preamble Length and Sync Word
      11. 5.9.11 Carrier Sense
      12. 5.9.12 Automatic Power-up Sequencing
      13. 5.9.13 Automatic Frequency Control
      14. 5.9.14 Digital FM
    10. 5.10 Transmitter
      1. 5.10.1 FSK Modulation Formats
      2. 5.10.2 Output Power Programming
      3. 5.10.3 TX Data Latency
      4. 5.10.4 Reducing Spurious Emission and Modulation Bandwidth
    11. 5.11 Input and Output Matching and Filtering
    12. 5.12 Frequency Synthesizer
      1. 5.12.1 VCO, Charge Pump and PLL Loop Filter
      2. 5.12.2 VCO and PLL Self-Calibration
      3. 5.12.3 PLL Turn-on Time Versus Loop Filter Bandwidth
      4. 5.12.4 PLL Lock Time Versus Loop Filter Bandwidth
    13. 5.13 VCO and LNA Current Control
    14. 5.14 Power Management
    15. 5.15 On-Off Keying (OOK)
    16. 5.16 Crystal Oscillator
    17. 5.17 Built-in Test Pattern Generator
    18. 5.18 Interrupt on Pin DCLK
      1. 5.18.1 Interrupt Upon PLL Lock
      2. 5.18.2 Interrupt Upon Received Signal Carrier Sense
    19. 5.19 PA_EN and LNA_EN Digital Output Pins
      1. 5.19.1 Interfacing an External LNA or PA
      2. 5.19.2 General Purpose Output Control Pins
      3. 5.19.3 PA_EN and LNA_EN Pin Drive
    20. 5.20 System Considerations and Guidelines
      1. 5.20.1 SRD Regulations
      2. 5.20.2 Narrowband Systems
      3. 5.20.3 Low Cost Systems
      4. 5.20.4 Battery Operated Systems
      5. 5.20.5 High Reliability Systems
      6. 5.20.6 Frequency Hopping Spread Spectrum Systems (FHSS)
    21. 5.21 Antenna Considerations
    22. 5.22 Configuration Registers
      1. 5.22.1 Memory
  6. 6Applications, Implementation, and Layout
    1. 6.1 Application Information
      1. 6.1.1 Typical Application
    2. 6.2 Design Requirements
      1. 6.2.1 Input and Output Matching
      2. 6.2.2 Bias Resistor
      3. 6.2.3 PLL Loop Filter
      4. 6.2.4 Crystal
      5. 6.2.5 Additional Filtering
      6. 6.2.6 Power Supply Decoupling and Filtering
    3. 6.3 PCB Layout Recommendations
  7. 7Device and Documentation Support
    1. 7.1 Device Support
      1. 7.1.1 Device Nomenclature
    2. 7.2 Documentation Support
      1. 7.2.1 Community Resources
    3. 7.3 Trademarks
    4. 7.4 Electrostatic Discharge Caution
    5. 7.5 Export Control Notice
    6. 7.6 Glossary
  8. 8Mechanical Packaging and Orderable Information
    1. 8.1 Packaging Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

4.5 RF Receive

All measurements were performed using the two-layer PCB CC1020EMX reference design. See Figure 6-1. The electrical specifications given for 868 MHz are also applicable for 902 to 928 MHz. TA = 25°C, AVDD = DVDD = 3.0 V,
fC = 14.7456 MHz if nothing else stated.
PARAMETER MIN TYP MAX UNIT CONDITION
Receiver sensitivity, 433 MHz, FSK 12.5 kHz channel spacing, optimized selectivity, ±2.025 kHz freq. deviation –114 dBm Sensitivity is measured with PN9 sequence at BER = 10−3
12.5 kHz channel spacing:
2.4 kBaud, Manchester coded data.
25 kHz channel spacing:
4.8 kBaud, NRZ coded data, ±2.475 kHz frequency deviation.
500 kHz channel spacing:
153.6 kBaud, NRZ coded data, ±72 kHz frequency deviation.
See Table 5-6 and Table 5-7 for typical sensitivity figures at other data rates.
12.5 kHz channel spacing, optimized sensitivity, ±2.025 kHz freq. deviation –118 dBm
25 kHz channel spacing –112 dBm
500 kHz channel spacing –96 dBm
Receiver sensitivity, 868 MHz, FSK 12.5 kHz channel spacing, ±2.475 kHz freq. deviation –116 dBm
25 kHz channel spacing –111 dBm
500 kHz channel spacing –94 dBm
Receiver sensitivity, 433 MHz, OOK 2.4 kBaud –116 dBm Sensitivity is measured with PN9 sequence at BER = 10−3
Manchester coded data.
See Table 5-14 for typical sensitivity figures at other data rates.
153.6 kBaud –81 dBm
Receiver sensitivity, 868 MHz, OOK 4.8 kBaud –107 dBm
153.6 kBaud –87 dBm
Saturation (maximum input level) FSK and OOK 10 dBm FSK: Manchester/NRZ coded data
OOK: Manchester coded data
BER = 10−3
System noise bandwidth 9.6 to 307.2 kHz The receiver channel filter 6 dB bandwidth is programmable from 9.6 kHz to 307.2 kHz. See Section 5.9.2.
Noise figure, cascaded 433 and 868 MHz 7 dB NRZ coded data
Input IP3(1) 433 MHz, 102.4 kHz
channel filter BW		 –23 dBm LNA2 maximum gain
–18 dBm LNA2 medium gain
–16 dBm LNA2 minimum gain
868 MHz, 102.4 kHz
channel filter BW		 –18 dBm LNA2 maximum gain
–15 dBm LNA2 medium gain
–13 dBm LNA2 minimum gain
Co-channel rejection, FSK and OOK 12.5 kHz channel spacing, 433 MHz –11 dB Wanted signal 3 dB above the sensitivity level, FM jammer (1 kHz sine, ±2.5 kHz deviation) at operating frequency, BER = 10–3.
25 kHz channel spacing, 433 MHz –11 dB
25 kHz channel spacing, 868 MHz –11 dB
Adjacent channel rejection (ACR) 12.5 kHz channel spacing, 433 MHz 32 dB Wanted signal 3 dB above the sensitivity level, FM jammer (1 kHz sine, ±2.5 kHz deviation) at adjacent channel. BER = 10–3.
25 kHz channel spacing, 433 MHz 37 dB
25 kHz channel spacing, 868 MHz 32 dB
Image channel rejection 433/868 MHz No I/Q gain and phase calibration 26/31 dB Wanted signal 3 dB above the sensitivity level, CW jammer at image frequency, BER = 10−3.
Image rejection after calibration will depend on temperature and supply voltage. Refer to Section 5.9.6.
I/Q gain and phase calibrated 49/52 dB
Selectivity(2) 12.5 kHz channel spacing, 433 MHz 41 dB Wanted signal 3 dB above the sensitivity level. CW jammer is swept in 12.5 kHz/25 kHz steps to within ±1 MHz from wanted channel. BER = 10–3. Adjacent channel and image channel are excluded.
25 kHz channel spacing, 433 MHz 41 dB
25 kHz channel spacing, 868 MHz 39 dB
Blocking / Desensitization(3) 433/868 MHz ±1 MHz 50/57 dB Wanted signal 3 dB above the sensitivity level, CW jammer at ±1, 2, 5 and 10 MHz offset. BER = 10–3. 12.5 kHz/25 kHz channel spacing at 433/868 MHz.
Complying with EN 300 220, class 2 receiver requirements.
±2 MHz 64/71 dB
±5 MHz 64/71 dB
±10 MHz 75/78 dB
Image frequency suppression 433/868 MHz No I/Q gain and phase calibration 36/41 dB Ratio between sensitivity for a signal at the image frequency to the sensitivity in the wanted channel. Image frequency is RF- 2 IF. The signal source is a 2.4 kBaud, Manchester coded data, ±2.025 kHz frequency deviation, signal level for BER = 10–3.
I/Q gain and phase calibrated 59/62 dB
Spurious rejection 40 dB Ratio between sensitivity for an unwanted frequency to the sensitivity in the wanted channel. The signal source is swept over all frequencies 100 MHz to 2 GHz. Signal level for BER = 10−3.
102.4 kHz channel filter bandwidth.
Intermodulation rejection (1) 12.5 kHz channel spacing, 433 MHz 30 dB Wanted signal 3 dB above the sensitivity level, two CW jammers at +2Ch and +4Ch where Ch is channel spacing 12.5 kHz or
25 kHz. BER = 10–2.
25 kHz channel spacing, 868 MHz 30 dB
Intermodulation rejection (2) 12.5 kHz channel spacing, 433 MHz 56 dB Wanted signal 3 dB above the sensitivity level, two CW jammers at +10 MHz and +20 MHz offset.
BER = 10–2.
25 kHz channel spacing, 868 MHz 55 dB
LO leakage 433/868 MHz < –80/–66 dBm
VCO leakage –64 dBm VCO frequency resides between 1608 and 1880 MHz.
Spurious emission, radiated CW 9 kHz to 1 GHz < –60 dBm Complying with EN 300 220 and FCC CFR47 part 15.
Spurious emissions can be measured as EIRP values according to EN 300 220.
1 to 4 GHz < –60 dBm
Input impedance 433 MHz 58 – j10 Ω Receive mode. See Section 5.11 for details.
868 MHz 54 – j22 Ω
Matched input impedance, S11 433 MHz –14 dB Using application circuit matching network. See Section 5.11 for details.
868 MHz –12 dB
Matched input impedance 433 MHz 39 – j14 Ω Using application circuit matching network. See Section 5.11 for details.
868 MHz 32 – j10 Ω
Bit synchronization offset 8000 ppm The maximum bit rate offset tolerated by the bit synchronization circuit for 6 dB degradation (synchronous modes only).
Data latency NRZ mode 4 Baud Time from clocking the data on the transmitter DIO pin until data is available on receiver DIO pin.
Manchester mode 8 Baud
(1) Two tone test (+10 MHz and +20 MHz)
(2) Close-in spurious response rejection.
(3) Out-of-band spurious response rejection.