SBAS438C May   2008  – November 2019 DAC9881

PRODUCTION DATA.  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
    1.     Device Images
      1.      Block Diagram
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
    1.     Pin Functions
  6. 6 Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  Electrical Characteristics: AVDD = 5 V
    6. 6.6  Electrical Characteristics: AVDD = 2.7 V
    7. 6.7  Timing Requirements—Standalone Operation Without SDO
    8. 6.8  Timing Requirements—Standalone Operation With SDO and Daisy-Chain Mode
    9. 6.9  Typical Characteristics: AVDD = 5 V
    10. 6.10 Typical Characteristics: AVDD = 2.7 V
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  Analog Output
      2. 7.3.2  Reference Inputs
      3. 7.3.3  Output Range
      4. 7.3.4  Input Data Format
      5. 7.3.5  Hardware Reset
      6. 7.3.6  Power-On Reset
        1. 7.3.6.1 Program Reset Value
      7. 7.3.7  Power Down
      8. 7.3.8  Double-Buffered Interface
        1. 7.3.8.1 Load DAC Pin (LDAC)
          1. 7.3.8.1.1 Synchronous Mode
          2. 7.3.8.1.2 Asynchronous Mode
      9. 7.3.9  1.8-V to 5-V Logic Interface
      10. 7.3.10 Power-Supply Sequence
    4. 7.4 Device Functional Modes
      1. 7.4.1 Serial Interface
        1. 7.4.1.1 Input Shift Register
          1. 7.4.1.1.1 Stand-Alone Mode
          2. 7.4.1.1.2 Daisy-Chain Mode
  8. 8 Application and Implementation
    1. 8.1 Application Information
      1. 8.1.1 Bipolar Operation Using the DAC9881
    2. 8.2 Typical Application
      1. 8.2.1 DAC9881 Sample-and-Hold Circuit
        1. 8.2.1.1 Design Requirements
        2. 8.2.1.2 Detailed Design Procedure
        3. 8.2.1.3 Application Curves
    3. 8.3 System Example
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Documentation Support
      1. 11.1.1 Related Documentation
    2. 11.2 Receiving Notification of Documentation Updates
    3. 11.3 Support Resources
    4. 11.4 Trademarks
    5. 11.5 Electrostatic Discharge Caution
    6. 11.6 Glossary
  12. 12Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

6.6 Electrical Characteristics: AVDD = 2.7 V

all specifications at TA = TMIN to TMAX, AVDD = 2.7 V to 3.3 V, IOVDD = 1.8 V to AVDD, VREFH = 2.5 V, VREFL = 0 V and gain = 1X mode (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
ACCURACY(1)
Integral linearity error Measured by line passing through codes 2048 and 262143 DAC9881S ±2.5 ±3.5 LSB
DAC9881SB ±2 ±3 LSB
Differential linearity error Measured by line passing through codes 2048 and 262143 DAC9881S ±1 ±2 LSB
DAC9881SB ±0.75 ±1.5 LSB
Zero-scale error TA = 25°C, code = 2048 ±32 LSB
TMIN to TMAX, code = 2048 ±64 LSB
Zero-scale drift(2) Code = 2048 ±0.5 ±1.6 ppm/°C of FSR
Gain error TA = 25°C, measured by line passing through codes 2048 and 262143 ±32 ±64 LSB
Gain temperature drift(2) Measured by line passing through codes 2048 and 262143 ±0.5 ±0.8 ppm/°C
PSRR(2) VOUT = full-scale, AVDD = 3 V ±10% 64 LSB/V
ANALOG OUTPUT(2)
Voltage output(3) 0 AVDD V
Output voltage drift vs time Device operating for 500 hours at 25°C 0.2 ppm of FSR
Device operating for 1000 hours at 25°C 0.4 ppm of FSR
Output current(4) 2.5 mA
Maximum load capacitance 200 pF
Short-circuit current 31/–50 mA
REFERENCE INPUT(2)
VREFH input voltage range AVDD = 3 V 1.25 2.5 AVDD V
VREFH input capacitance 5 pF
VREFH input impedance 4.5 kΩ
VREFL input voltage range –0.2 0 0.2 V
VREFL input capacitance 4.5 pF
VREFL input impedance 5 kΩ
DYNAMIC PERFORMANCE(2)
Settling time To ±0.003% FS, RL = 10 kΩ, CL = 50 pF, code 04000h to 3C000h 5 µs
Slew rate From 10% to 90% of 0 V to 2.5 V 2.5 V/µs
Code change glitch Code = 1FFFFh to 20000h to 1FFFFh VREFH = 2.5 V, gain = 1X mode 18 nV-s
VREFH = 1.25 V, gain = 1X mode 9 nV-s
VREFH = 1.25 V, gain = 2X mode 10 nV-s
Digital feedthrough CS = high, fSCLK = 1 kHz 1 nV-s
Output noise voltage density f = 1 kHz to 100 kHz,
full-scale output		 Gain = 1 24 30 nV/√Hz
Gain = 2 40 48 nV/√Hz
Output noise voltage f = 0.1 Hz to 10 Hz, full-scale output 2 µVPP
DIGITAL INPUTS(2)
High-level input voltage, VIH IOVDD = 2.7 V to 3.3 V 2.1 IOVDD + 0.3 V
IOVDD = 1.7 V to 2 V 1.5 IOVDD + 0.3 V
Low-level input voltage, VIL IOVDD = 2.7 V to 3.3 V –0.3 0.6 V
IOVDD = 1.7 V to 2 V –0.3 0.3 V
Digital input current (IIN) ±1 ±10 µA
Digital input capacitance 5 pF
DIGITAL OUTPUT(2)
High-level output voltage, VOH IOVDD = 2.7 V to 3.3 V, IOH = –1 mA IOVDD – 0.2 V
IOVDD = 1.7 V to 2 V, IOH = –500 μA IOVDD – 0.2 V
Low-level output voltage, VOL IOVDD = 2.7 V to 3.3 V, IOL = 1 mA 0.2 V
IOVDD = 1.7 to 2 V, IOL = 500 μA 0.2 V
POWER SUPPLY
AVDD 2.7 3 3.3 V
IOVDD 1.7 AVDD V
AIDD VIH = IOVDD, VIL = DGND 0.75 1.2 mA
IOIDD VIH = IOVDD, VIL = DGND 1 10 µA
AIDD power-down PDN pin = IOVDD 25 50 µA
Power dissipation AVDD = 3 V 2.3 3.6 mW
(1) DAC output range is 0 V to 2.5 V. 1 LSB = 9.5 µV.
(2) Specified by design; not production tested.
(3) The output from the VOUT pin = [(VREFH – VREFL) / 262144] × CODE × Buffer GAIN + VREFL. The maximum range of VOUT is 0 V to AVDD. The full-scale of the output must be less than AVDD; otherwise, output saturation occurs.
(4) See Figure 55, Figure 56, and Figure 57 for details.