SLVSFF1B December 2021 – December 2022 LM5123-Q1
PRODUCTION DATA
Refer to the PDF data sheet for device specific package drawings
When SS is greater than 1.5 V, the device enters deep sleep mode after four cycles in OVP status. During deep sleep mode, the device stops the internal oscillator to reduce the operating current, disables UVLO comparator, disables the error amplifier, and parks the COMP pin at 0.25 V.
In FPWM or DE mode, the device re-enters active mode if VOUT falls down below VOVTH. In skip mode, the device re-enters active mode if VOUT falls down below VOVTH, then immediately enters sleep mode after 16 consecutive cycles of pulse skipping.