SLVSFF2A February 2022 – April 2022 LM5152-Q1 , LM51521-Q1
PRODUCTION DATA
The VOUT regulation target (VOUT-REG) is adjustable by programming the TRK pin voltage, which is the reference of the internal error amplifier. The accuracy of VOUT-REG is given when the TRK voltage is between 0.25 V and 1.0 V. The high impedance TRK pin allows users to program the pin voltage directly by a D/A converter or by connecting to a resistor voltage divider (RVREFT, RVREFB) between VREF and AGND.
The device provides a 1-V voltage reference (VREF), which can be used to program the TRK pin voltage through a resistor voltage divider. It is not recommended to use VREF as a reference voltage of an external circuit because the device periodically disables VREF in sleep or deep sleep mode. For stability reasons, the VREF capacitor (CVREF) should be between 330 pF and 1 nF. 470 pF is recommended.
When RVREFT and RVREFB are used to program the TRK pin voltage, VOUT-REG can be calculated as follows.
The TRK pin voltage can be dynamically programmed in active mode, which makes an envelope tracking power supply design easy. When designing a tracking power supply, it is required to adjust the TRK pin voltage slow enough so that the VOUT pin voltage can track the command and the internal overvoltage or undervoltage comparator is not triggered during the transient operation. An RC filter must be used at the TRK pin to slow down the slew rate of the command signal at the TRK pin, especially when a step input is applied. When a trapezoidal or sinusoidal input is applied, the slew rate or the frequency of the command signal must be limited.
VOUT-REG tracks the TRK pin voltage in all operation modes (FPWM, skip or diode mode) with a maximum of a 20-ms delay during deep sleep mode to save power. Take extra care when programming TRK if VSUPPLY is greater than VOUT-REG in any conditions. The device enters active mode with a 5-μs delay if VLOAD falls below VOUT-REG in deep sleep mode, but the device enters active mode with maximum of a 20-ms delay if VOUT-REG is increased by TRK above VLOAD in deep sleep mode.