SLDS269A March   2022  – May 2022 LP5891

PRODUCTION DATA  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Requirements
    7. 6.7 Switching Characteristics
    8. 6.8 Typical Characteristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Independent and Stackable Mode
        1. 7.3.1.1 Independent Mode
        2. 7.3.1.2 Stackable Mode
      2. 7.3.2 Current Setting
        1. 7.3.2.1 Brightness Control (BC) Function
        2. 7.3.2.2 Color Brightness Control (CC) Function
        3. 7.3.2.3 Choosing BC/CC for a Different Application
      3. 7.3.3 Frequency Multiplier
      4. 7.3.4 Line Transitioning Sequence
      5. 7.3.5 Protections and Diagnostics
        1. 7.3.5.1 Thermal Shutdown Protection
        2. 7.3.5.2 IREF Resistor Short Protection
        3. 7.3.5.3 LED Open Load Detection and Removal
          1. 7.3.5.3.1 LED Open Detection
          2. 7.3.5.3.2 Read LED Open Information
          3. 7.3.5.3.3 LED Open Caterpillar Removal
        4. 7.3.5.4 LED Short and Weak Short Circuitry Detection and Removal
          1. 7.3.5.4.1 LED Short/Weak Short Detection
          2. 7.3.5.4.2 Read LED Short Information
          3. 7.3.5.4.3 LSD Caterpillar Removal
    4. 7.4 Device Functional Modes
    5. 7.5 Continuous Clock Series Interface
      1. 7.5.1 Data Validity
      2. 7.5.2 CCSI Frame Format
      3. 7.5.3 Write Command
        1. 7.5.3.1 Chip Index Write Command
        2. 7.5.3.2 VSYNC Write Command
        3. 7.5.3.3 MPSM Write Command
        4. 7.5.3.4 Standby Clear and Enable Command
        5. 7.5.3.5 Soft_Reset Command
        6. 7.5.3.6 Data Write Command
      4. 7.5.4 Read Command
    6. 7.6 PWM Grayscale Control
      1. 7.6.1 Grayscale Data Storage and Display
        1. 7.6.1.1 Memory Structure Overview
        2. 7.6.1.2 Details of Memory Bank
        3. 7.6.1.3 Write a Frame Data into Memory Bank
      2. 7.6.2 PWM Control for Display
    7. 7.7 Register Maps
      1. 7.7.1  FC0
      2. 7.7.2  FC1
      3. 7.7.3  FC2
      4. 7.7.4  FC3
      5. 7.7.5  FC4
      6. 7.7.6  FC14
      7. 7.7.7  FC15
      8. 7.7.8  FC16
      9. 7.7.9  FC17
      10. 7.7.10 FC18
      11. 7.7.11 FC19
      12. 7.7.12 FC20
      13. 7.7.13 FC21
  8. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
        1. 8.2.1.1 System Structure
        2. 8.2.1.2 SCLK Frequency
        3. 8.2.1.3 Internal GCLK Frequency
        4. 8.2.1.4 Line Switch Time
        5. 8.2.1.5 Blank Time Removal
        6. 8.2.1.6 BC and CC
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1 Chip Index Command
        2. 8.2.2.2 FC Registers Settings
        3. 8.2.2.3 Grayscale Data Write
        4. 8.2.2.4 VSYNC Command
        5. 8.2.2.5 LED Open/Short Read
      3. 8.2.3 Application Curves
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Documentation Support
      1. 11.1.1 Related Documentation
    2. 11.2 Receiving Notification of Documentation Updates
    3. 11.3 Support Resources
    4. 11.4 Trademarks
    5. 11.5 Electrostatic Discharge Caution
    6. 11.6 Glossary
  12. 12Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

6.5 Electrical Characteristics

At VCC = VR = 2.8 V, VG/B = 3.8 V, TA = –40°C to +85°C for LP5891RRFR and LP5891ZXLR while TA = –40°C to +125°C for LP5891MRRFR; Typical values are at TA = 25°C (unless otherwise specified)
PARAMETERTEST CONDITIONSMINTYPMAXUNIT
VCCDevice supply voltage2.55.5V
VUVRUndervoltage restartVCC rising2.3V
VUVFUndervoltage shutdownVCC falling2.0V
VUV(HYS)Undervoltage shutdown hysteresis0.1V
ICCDevice supply currentSCLK/SIN = 10 MHz, MPSM_EN=1bit, Matrix PSM enable, internal GCLK off, GSn = 0000h, BC = 2h, CCR/G/B = 63h, PS_EN= 1h, VOUTn = floating, RIREF = 7.8 kΩ (In intelligent power save mode)0.9mA
SCLK/SIN = 10 MHz, Standby enable, internal GCLK off, GSn = 0000h, BC = 2h, CCR/G/B = 63h, PS_EN= 1h, VOUTn = floating, RIREF = 7.8 kΩ (In intelligent power save mode)

0.9

mA

SCLK/SIN = 10 MHz, PSP_MOD=1bit, internal GCLK=50MHz, GSn = 0000h, BC = 2h, CCR/G/B = 63h, PS_EN= 1h, VOUTn = floating, RIREF = 7.8 kΩ (In power save mode)

3.6

mA
SCLK = 10 MHz, internal GCLK = 50 MHz, GSn = 1FFFh, BC = 2h, CCR/G/B = 63h,VOUTn = floating, RIREF = 7.8 kΩ, ICH = 2 mA3.6mA
SCLK = 10 MHz, internal GCLK = 100 MHz, GSn = 1FFFh, BC = 2h, CCR/G/B = 63h, VOUTn = floating, RIREF = 7.8 kΩ, ICH = 2 mA4.9mA
VR/G/BLED supply voltage2.55.5V
VIHHigh level input voltage (SCLK, SIN)0.7 × VCCV
VILLow level input voltage (SCLK, SIN)0.3 × VCCV
VOHHigh level output voltage (SOUT)IOH = –2 mA at SOUTVCC-0.4VCCV
VOLLow level output voltage (SOUT)IOL = 2 mA at SOUT0.4V
ILOGICLogic pin current (SCLK, SIN)SCLK/SIN = VCC or GND-11uA
RDS(ON)Scan switches' on-state resistance (LINE0 to LINE15)VCC = 2.8 V, TA= 25°C190mΩ
VIREFReference voltageSCLK/SIN = GND, internal GCLK= 0MHz, GSn = 0000h, BC = 2h, CCR/G/B = 63h, VOUTn = floating, RIREF = 7.8 kΩ0.8V
VKNEEChannel knee voltage (R0-R15 / G0-G15 / B0-B15)VLEDR/G/B ≥ 2.8 V, all channel outputs on, output current at 1 mA0.25V
VLEDR/G/B ≥ 2.8 V, all channel outputs on, output current at 5 mA0.26V
VLEDR/G/B ≥ 2.8 V, all channel outputs on, output current at 10 mA0.3V
VLEDR/G/B ≥ 2.8 V, IMAX = 1b, all channel outputs on, output current at 15 mA0.37V
VLEDR/G/B ≥ 2.8 V, IMAX=1b, all channel outputs on, output current at 20 mA0.41V
ICH(LKG)Channel leakage current (R0-R15 / G0-G15 / B0-B15)Channel voltage at 0 V1uA
ΔIERR(CC)Constant-current channel to channel deviation (R0-R15 / G0-G15 / B0-B15)(1)All CHn = on, BC = 00h, CC = 31h, VOUTn = (VLED-1)V, RIREF = 19.05 kΩ (ICH = 0.2-mA target), TA = 25°C, includes the VIREF tolerance, at same color grouped outputs of R0-R15 / G0-G15 / B0-B15±1±2.5%
All CHn = on, BC = 00h, CC = 7Dh, VOUTn = (VLED-1)V, RIREF = 19.05 kΩ (ICH = 0.5-mA target), TA = 25°C, includes the VIREF tolerance, at same color grouped outputs of R0-R15 / G0-G15 / B0-B15±0.5±1.5%
All CHn = on, BC = 00h, CC = FBh, VOUTn = (VLED-1)V, RIREF = 19.05 kΩ (ICH = 1-mA target), TA = 25°C, includes the VIREF tolerance, at same color grouped outputs of R0-R15 / G0-G15 / B0-B15±0.5±1.5%
All CHn = on, BC = 2h, CC = FBh, VOUTn = (VLED-1)V, RIREF = 7.8 kΩ (ICH = 5-mA target), TA = 25°C, includes the VIREF tolerance, at same color grouped outputs of R0-R15 / G0-G15 / B0-B15±0.5±2%
All CHn = on, BC = 6h, CC = A7h, VOUTn = (VLED-1)V, RIREF = 7.8 kΩ (ICH = 10-mA target), TA = 25°C, includes the VIREF tolerance, at same color grouped outputs of R0-R15 / G0-G15 / B0-B15±0.5±2%
All CHn = on, BC = 7h, CC = FBh, IMAX=1b, VOUTn = (VLED-1)V, RIREF = 6.8 kΩ (ICH = 20-mA target), TA = 25°C, includes the VIREF tolerance, at same color grouped outputs of R0-R15 / G0-G15 / B0-B15±0.5±2.5%
ΔIERR(DD)Constant-current device to device deviation (R0-R15 / G0-G15 / B0-B15)(2)All CHn = on, BC = 00h, CC = 31h, VOUTn = (VLED-1)V, RIREF = 19.05 kΩ (ICH = 0.2-mA target), TA = 25°C, includes the VIREF tolerance, at same color grouped outputs of R0-R15 / G0-G15 / B0-B15±1±2.5%
All CHn = on, BC = 00h, CC = 7Dh, VOUTn = (VLED-1)V, RIREF = 19.05 kΩ (ICH = 0.5-mA target), TA = 25°C, includes the VIREF tolerance, at same color grouped outputs of R0-R15 / G0-G15 / B0-B15±0.5±1.5%
All CHn = on, BC = 00h, CC = FBh, VOUTn = (VLED-1)V, RIREF = 19.05 kΩ (ICH = 1-mA target), TA = 25°C, includes the VIREF tolerance, at same color grouped outputs of R0-R15 / G0-G15 / B0-B15±0.5±1%
All CHn = on, BC = 2h, CC = FBh, VOUTn = (VLED-1)V, RIREF = 7.8 kΩ (ICH = 5-mA target), TA = 25°C, includes the VIREF tolerance, at same color grouped outputs of R0-R15 / G0-G15 / B0-B15±0.5±1.5%
All CHn = on, BC = 6h, CC = A7h, VOUTn = (VLED-1)V, RIREF = 7.8 kΩ (ICH = 10-mA target), TA = 25°C, includes the VIREF tolerance, at same color grouped outputs of R0-R15 / G0-G15 / B0-B15±0.5±2%
All CHn = on, BC = 7h, CC = FBh, IMAX=1b, VOUTn = (VLED-1)V, RIREF = 6.8 kΩ (ICH = 20-mA target), TA = 25°C, includes the VIREF tolerance, at same color grouped outputs of R0-R15 / G0-G15 / B0-B15±0.5±2%
ΔIREG(LINE)Line regulation (R0-R15 / G0-G15 / B0-B15)(3)VLED = 2.5 to 5.5V, All CHn = on, VOUTn = (VLED-1)V, at same color grouped outputs of R0-R15 / G0-G15 / B0-B15±1%/V
ΔIREG(LOAD)Load regulation (R0-R15 / G0-G15 / B0-B15)(4)VOUTn = (VLED-1)V to (VLED-3)V, VR=VG/B=VLED=3.8V, All CHn = on, at same color grouped outputs of R0-R15 / G0-G15 / B0-B15±1%/V
TTSDThermal shutdown threshold170°C
THYSThermal shutdown hysteresis15°C
(1) The deviation of each output in same color group (OUTR0-15 or OUTG0-15 or OUTB0-15) from the average of same color group constant current. The deviation is calculated by the formula. (X = R or G or B, n = 0-15) GUID-53A70A6D-7E3D-4A75-BDB7-B4C73E25F83C-low.gif

(2) The deviation of the average of constant-current in each color group from the ideal constant-current value. (X = R or G or B) :
GUID-7B95AC03-4DCC-444B-933A-DDC370D6F497-low.gif Ideal current is calculated by the following equation: GUID-3A511E4F-05CB-4B8B-A82B-F9D36D394224-low.gif

(3) Line regulation is calculated by the following equation. (X = R or G or B, n = 0-15): ∆%V=IXn at VLED=5.5 V-IXn at VLED=2.5 VIXn at VLED=2.5 V×1005.5 V-2.5 V

(4) Load regulation is calculated by the following equation. (X = R or G or B, n = 0-15): ∆%V=IXn at VXn=1 V-IXn at VXn=3 VIXn at VXn=3 V×1003 V-1 V