• Menu
  • Product
  • Email
  • PDF
  • Order now

  • SN74LV1T00 Single Power Supply 2-Input Positive NAND Gate CMOS Logic Level Shifter

    • SCLS737E September   2013  – July 2024 SN74LV1T00

      PRODUCTION DATA  

  • CONTENTS
  • SEARCH
  • SN74LV1T00 Single Power Supply 2-Input Positive NAND Gate CMOS Logic Level Shifter
  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Related Products
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Switching Characteristics
    7. 6.7 Operating Characteristics
    8. 6.8 Typical Characteristics
  8. 7 Parameter Measurement Information
  9. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Clamp Diode Structure
      2. 8.3.2 Balanced CMOS Push-Pull Outputs
      3. 8.3.3 LVxT Enhanced Input Voltage
        1. 8.3.3.1 Down Translation
        2. 8.3.3.2 Up Translation
    4. 8.4 Device Functional Modes
  10. 9 Application and Implementation
    1. 9.1 Power Supply Recommendations
    2. 9.2 Layout
      1. 9.2.1 Layout Guidelines
  11. 10Device and Documentation Support
    1. 10.1 Receiving Notification of Documentation Updates
    2. 10.2 Support Resources
    3. 10.3 Trademarks
    4. 10.4 Electrostatic Discharge Caution
    5. 10.5 Glossary
  12. 11Revision History
  13. 12Mechanical, Packaging, and Orderable Information
  14. IMPORTANT NOTICE

Package Options

Mechanical Data (Package|Pins)
  • DCK|5
    • MPDS025K
  • DBV|5
    • MPDS018T
Thermal pad, mechanical data (Package|Pins)
Orderable Information
  • scls737e_oa
  • scls737e_pm
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

Data Sheet

SN74LV1T00 Single Power Supply 2-Input Positive NAND Gate CMOS Logic Level Shifter

1 Features

  • Single-supply voltage translator at 5.0/3.3/2.5/1.8V VCC
  • Operating range of 1.8V to 5.5V
    • Up translation:
      • 1.2V1 to 1.8V
      • 1.5V1 to 2.5V
      • 1.8V1 to 3.3V
      • 3.3V1 to 5.0V
    • Down translation:
      • 5.0V, 3.3V, 2.5V to 1.8V
      • 5.0V, 3.3V to 2.5V
      • 5.0V to 3.3V
  • Logic output is referenced to VCC
  • Output drive
    • 8mA output drive at 5V
    • 7mA output drive at 3.3V
    • 3mA output drive at 1.8V
  • Characterized up to 50MHz at 3.3V VCC
  • 5V tolerance on input pins
  • –40°C to 125°C operating temperature range
  • Pb-free packages available: SC-70 (DCK)
    • 2 × 2.1 × 0.65mm
  • Latch-up performance exceeds 250mA order number package body size per JESD 17
  • Supports standard Logic pinouts
  • CMOS output B compatible with AUP1G and LVC1G families
  1. Refer to the VIH/VIL and output drive for lower VCC condition.

2 Applications

  • Industrial controllers
  • Telecom
  • Portable applications
  • Servers
  • PC and notebooks
  • Automotive

3 Description

SN74LV1T00 is a low voltage CMOS gate logic that operates at a wider voltage range for industrial, portable, telecom, and automotive applications. The output level is referenced to the supply voltage and is able to support 1.8V/2.5V/3.3V/5V CMOS levels

The input is designed with a lower threshold circuit to match 1.8V input logic at VCC = 3.3V and can be used in 1.8V to 3.3V level up translation. In addition, the 5V tolerant input pins enable down translation (e.g. 3.3V to 2.5V output at VCC = 2.5V). The wide VCC range of 1.8V to 5.5V allows generation of desired output levels to connect to controllers or processors.

The SN74LV1T00 is designed with current-drive capability of 8 mA to reduce line reflections, overshoot, and undershoot caused by high-drive outputs.

Package Information
DEVICE NUMBER PACKAGE(1) PACKAGE SIZE(2) BODY SIZE(3)
SN74LV1T00 DBV (SOT-23, 5) 2.9mm x 2.8mm 2.9mm x 1.6mm
DCK (SC-70, 5) 2mm x 2.1mm 2mm x 1.25mm
(1) For more information, see Section 12.
(2) The package size (length × width) is a nominal value and includes pins, where applicable.
(3) The body size (length × width) is a nominal value and does not include pins.
SN74LV1T00 Switching Thresholds for 1.8V to 3.3V Translation Switching Thresholds for 1.8V to 3.3V Translation

4 Related Products

DEVICE PACKAGE DESCRIPTION
SN74LV1T00 DCK, DBV 2-Input Positive-NAND Gate
SN74LV1T02 DCK, DBV 2-Input Positive-NOR Gate
SN74LV1T04 DCK, DBV Inverter Gate
SN74LV1T08 DCK, DBV 2-Input Positive-AND Gate
SN74LV1T17 DCK, DBV Single Schmitt-Trigger Buffer Gate
SN74LV1T14 DCK, DBV Single Schmitt-Trigger Inverter Gate
SN74LV1T32 DCK, DBV 2-Input Positive-OR Gate
SN74LV1T34 DCK, DBV Single Buffer Gate
SN74LV1T86 DCK, DBV Single 2-Input Exclusive-Or Gate
SN74LV1T125 DCK, DBV Single Buffer Gate with 3-state Output
SN74LV1T126 DCK, DBV Single Buffer Gate with 3-state Output
SN74LV4T125 RGY, PW Quadruple Bus Buffer Gate With 3-State Outputs

 
Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale