SLASEO2 May   2019 TAS5806MD

PRODUCTION DATA.  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
    1.     Device Images
  4. 4 Revision History
  5. 5 Device Comparison Table
  6. 6 Pin Configuration and Functions
    1.     Pin Functions
  7. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Timing Requirements
    7. 7.7 Typical Characteristics
      1. 7.7.1 Bridge Tied Load (BTL) Configuration Curves with 1 SPW Mode
      2. 7.7.2 Bridge Tied Load (BTL) Configuration Curves
      3. 7.7.3 Parallel Bridge Tied Load (PBTL) Configuration
      4. 7.7.4 Headphone Driver
      5. 7.7.5 Line Driver
  8. 8 Parametric Measurement Information
  9. 9 Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1 Power Supplies
      2. 9.3.2 Device Clocking
      3. 9.3.3 Serial Audio Port – Clock Rates
      4. 9.3.4 Clock Halt Auto-recovery
      5. 9.3.5 Sample Rate on the Fly Change
      6. 9.3.6 Serial Audio Port - Data Formats and Bit Depths
      7. 9.3.7 Digital Audio Processing
      8. 9.3.8 Class D Audio Amplifier
        1. 9.3.8.1 Speaker Amplifier Gain Select
    4. 9.4 Device Functional Modes
      1. 9.4.1 Software Control
      2. 9.4.2 Speaker Amplifier Operating Modes
        1. 9.4.2.1 BTL Mode
        2. 9.4.2.2 PBTL Mode
      3. 9.4.3 Low EMI Modes
        1. 9.4.3.1 Minimize EMI with Spread Spectrum
        2. 9.4.3.2 Channel to Channel Phase shift
        3. 9.4.3.3 Multi-Devices PWM Phase Synchronization
      4. 9.4.4 Thermal Foldback
      5. 9.4.5 Headphone Control
      6. 9.4.6 Device State Control
      7. 9.4.7 Device Modulation
        1. 9.4.7.1 BD Modulation
        2. 9.4.7.2 1SPW Modulation
        3. 9.4.7.3 Hybrid Modulation
    5. 9.5 Programming and Control
      1. 9.5.1 I2 C Serial Communication Bus
      2. 9.5.2 Slave Address
        1. 9.5.2.1 Random Write
        2. 9.5.2.2 Sequential Write
        3. 9.5.2.3 Random Read
        4. 9.5.2.4 Sequential Read
        5. 9.5.2.5 DSP Memory Book, Page and BQ update
        6. 9.5.2.6 Example Use
        7. 9.5.2.7 Checksum
          1. 9.5.2.7.1 Cyclic Redundancy Check (CRC) Checksum
          2. 9.5.2.7.2 Exclusive or (XOR) Checksum
      3. 9.5.3 Control via Software
        1. 9.5.3.1 Startup Procedures
        2. 9.5.3.2 Shutdown Procedures
        3. 9.5.3.3 Protection and Monitoring
          1. 9.5.3.3.1 Overcurrent Shutdown (OCSD)
          2. 9.5.3.3.2 DC Detect
    6. 9.6 Register Maps
      1. 9.6.1 CONTROL PORT Registers
        1. 9.6.1.1  RESET_CTRL Register (Offset = 1h) [reset = 0x00]
          1. Table 7. RESET_CTRL Register Field Descriptions
        2. 9.6.1.2  DEVICE_CTRL_1 Register (Offset = 2h) [reset = 0x00]
          1. Table 8. DEVICE_CTRL_1 Register Field Descriptions
        3. 9.6.1.3  DEVICE_CTRL_2 Register (Offset = 3h) [reset = 0x10]
          1. Table 9. DEVICE_CTRL_2 Register Field Descriptions
        4. 9.6.1.4  I2C_PAGE_AUTO_INC Register (Offset = Fh) [reset = 0x00]
          1. Table 10. I2C_PAGE_AUTO_INC Register Field Descriptions
        5. 9.6.1.5  SIG_CH_CTRL Register (Offset = 28h) [reset = 0x00]
          1. Table 11. SIG_CH_CTRL Register Field Descriptions
        6. 9.6.1.6  CLOCK_DET_CTRL Register (Offset = 29h) [reset = 0x00]
          1. Table 12. CLOCK_DET_CTRL Register Field Descriptions
        7. 9.6.1.7  SDOUT_SEL Register (Offset = 30h) [reset = 0h]
          1. Table 13. SDOUT_SEL Register Field Descriptions
        8. 9.6.1.8  I2S_CTRL Register (Offset = 31h) [reset = 0x00]
          1. Table 14. I2S_CTRL Register Field Descriptions
        9. 9.6.1.9  SAP_CTRL1 Register (Offset = 33h) [reset = 0x02]
          1. Table 15. SAP_CTRL1 Register Field Descriptions
        10. 9.6.1.10 SAP_CTRL2 Register (Offset = 34h) [reset = 0x00]
          1. Table 16. SAP_CTRL2 Register Field Descriptions
        11. 9.6.1.11 SAP_CTRL3 Register (Offset = 35h) [reset = 0x11]
          1. Table 17. SAP_CTRL3 Register Field Descriptions
        12. 9.6.1.12 FS_MON Register (Offset = 37h) [reset = 0x00]
          1. Table 18. FS_MON Register Field Descriptions
        13. 9.6.1.13 BCK_MON Register (Offset = 38h) [reset = 0x00]
          1. Table 19. BCK_MON Register Field Descriptions
        14. 9.6.1.14 CLKDET_STATUS Register (Offset = 39h) [reset = 0x00]
          1. Table 20. CLKDET_STATUS Register Field Descriptions
        15. 9.6.1.15 CHANNEL_FORCE_HIZ Register (Offset = 40h) [reset = 0x01]
          1. Table 21. CHANNEL_FORCE_HIZ Register Field Descriptions
        16. 9.6.1.16 DIG_VOL_CTL Register (Offset = 4Ch) [reset = 30h]
          1. Table 22. DIG_VOL_CTR Register Field Descriptions
        17. 9.6.1.17 DIG_VOL_CTRL2 Register (Offset = 4Eh) [reset = 0x33]
          1. Table 23. DIG_VOL_CTRL2 Register Field Descriptions
        18. 9.6.1.18 DIG_VOL_CTRL3 Register (Offset = 4Fh) [reset = 0x30]
          1. Table 24. DIG_VOL_CTRL3 Register Field Descriptions
        19. 9.6.1.19 AUTO_MUTE_CTRL Register (Offset = 50h) [reset = 0x07]
          1. Table 25. AUTO_MUTE_CTRL Register Field Descriptions
        20. 9.6.1.20 AUTO_MUTE_TIME Register (Offset = 51h) [reset = 0x00]
          1. Table 26. AUTO_MUTE_TIME Register Field Descriptions
        21. 9.6.1.21 ANA_CTRL Register (Offset = 53h) [reset = 0x00]
          1. Table 27. ANA_CTRL Register Field Descriptions
        22. 9.6.1.22 AGAIN Register (Offset = 54h) [reset = 0x00]
          1. Table 28. AGAIN Register Field Descriptions
        23. 9.6.1.23 BQ_WR_CTRL1 Register (Offset = 5Ch) [reset = 0x00]
          1. Table 29. BQ_WR_CTRL1 Register Field Descriptions
        24. 9.6.1.24 DAC_CTRL Register (Offset = 5Dh) [reset = 0xF8]
          1. Table 30. DAC_CTRL Register Field Descriptions
        25. 9.6.1.25 ADR_PIN_CTRL Register (Offset = 60h) [reset = 0h]
          1. Table 31. ADR_PIN_CTRL Register Field Descriptions
        26. 9.6.1.26 ADR_PIN_CONFIG Register (Offset = 61h) [reset = 0x00]
          1. Table 32. ADR_PIN_CONFIG Register Field Descriptions
        27. 9.6.1.27 DSP_MISC Register (Offset = 66h) [reset = 0h]
          1. Table 33. DSP_MISC Register Field Descriptions
        28. 9.6.1.28 DIE_ID Register (Offset = 67h) [reset = 0h]
          1. Table 34. DIE_ID Register Field Descriptions
        29. 9.6.1.29 POWER_STATE Register (Offset = 68h) [reset = 0x00]
          1. Table 35. POWER_STATE Register Field Descriptions
        30. 9.6.1.30 AUTOMUTE_STATE Register (Offset = 69h) [reset = 0x00]
          1. Table 36. AUTOMUTE_STATE Register Field Descriptions
        31. 9.6.1.31 PHASE_CTRL Register (Offset = 6Ah) [reset = 0x00]
          1. Table 37. PHASE_CTR Register Field Descriptions
        32. 9.6.1.32 SS_CTRL0 Register (Offset = 6Bh) [reset = 0x00]
          1. Table 38. SS_CTRL0 Register Field Descriptions
        33. 9.6.1.33 SS_CTRL1 Register (Offset = 6Ch) [reset = 0x00]
          1. Table 39. SS_CTRL1 Register Field Descriptions
        34. 9.6.1.34 SS_CTRL2 Register (Offset = 6Dh) [reset = 0x50]
          1. Table 40. SS_CTRL2 Register Field Descriptions
        35. 9.6.1.35 SS_CTRL3 Register (Offset = 6Eh) [reset = 0x11]
          1. Table 41. SS_CTRL3 Register Field Descriptions
        36. 9.6.1.36 SS_CTRL4 Register (Offset = 6Fh) [reset = 0x24]
          1. Table 42. SS_CTRL4 Register Field Descriptions
        37. 9.6.1.37 CHAN_FAULT Register (Offset = 70h) [reset = 0x00]
          1. Table 43. CHAN_FAULT Register Field Descriptions
        38. 9.6.1.38 GLOBAL_FAULT1 Register (Offset = 71h) [reset = 0h]
          1. Table 44. GLOBAL_FAULT1 Register Field Descriptions
        39. 9.6.1.39 GLOBAL_FAULT2 Register (Offset = 72h) [reset = 0h]
          1. Table 45. GLOBAL_FAULT2 Register Field Descriptions
        40. 9.6.1.40 OT WARNING Register (Offset = 73h) [reset = 0x00]
          1. Table 46. OT_WARNING Register Field Descriptions
        41. 9.6.1.41 PIN_CONTROL1 Register (Offset = 74h) [reset = 0x00]
          1. Table 47. PIN_CONTROL1 Register Field Descriptions
        42. 9.6.1.42 PIN_CONTROL2 Register (Offset = 75h) [reset = 0xF8]
          1. Table 48. PIN_CONTROL2 Register Field Descriptions
        43. 9.6.1.43 MISC_CONTROL Register (Offset = 76h) [reset = 0x00]
          1. Table 49. MISC_CONTROL Register Field Descriptions
        44. 9.6.1.44 HP_CONTROL Register (Offset = 77h) [reset = 0x00]
          1. Table 50. HP_CONTROL Register Field Descriptions
        45. 9.6.1.45 FAULT_CLEAR Register (Offset = 78h) [reset = 0x00]
          1. Table 51. FAULT_CLEAR Register Field Descriptions
  10. 10Application and Implementation
    1. 10.1 Application Information
      1. 10.1.1 Bootstrap Capacitors
      2. 10.1.2 Inductor Selections
      3. 10.1.3 Power Supply Decoupling
      4. 10.1.4 Output EMI Filtering
    2. 10.2 Typical Applications
      1. 10.2.1 2.0 (Stereo BTL) System
      2. 10.2.2 Design Requirements
      3. 10.2.3 Detailed Design Procedure
        1. 10.2.3.1 Step 1: Hardware Integration
        2. 10.2.3.2 Step2: Speaker Tuning
        3. 10.2.3.3 Software Integration
      4. 10.2.4 Application Curves
      5. 10.2.5 Mono (PBTL) system
      6. 10.2.6 Application Curves
  11. 11Power Supply Recommendations
    1. 11.1 DVDD Supply
    2. 11.2 PVDD Supply
  12. 12Layout
    1. 12.1 Layout Guidelines
      1. 12.1.1 General Guidelines for Audio Amplifiers
      2. 12.1.2 Importance of PVDD Bypass Capacitor Placement on PVDD Network
      3. 12.1.3 Optimizing Thermal Performance
        1. 12.1.3.1 Device, Copper, and Component Layout
        2. 12.1.3.2 Stencil Pattern
          1. 12.1.3.2.1 PCB footprint and Via Arrangement
          2. 12.1.3.2.2 Solder Stencil
    2. 12.2 Layout Example
  13. 13Device and Documentation Support
    1. 13.1 Device Support
      1. 13.1.1 Device Nomenclature
      2. 13.1.2 Development Support
    2. 13.2 Receiving Notification of Documentation Updates
    3. 13.3 Community Resources
    4. 13.4 Trademarks
    5. 13.5 Electrostatic Discharge Caution
    6. 13.6 Glossary
  14. 14Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

7.5 Electrical Characteristics

Free-air room temperature 25°C, DVDD=3.3V, 1SPW Modulation Mode with LC filter, BD Modulation Mode with Ferrite bead filter (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
DIGITAL I/O
|IIH| Input logic high current level for DVDD referenced digital input pins VIN(DigIn) = VDVDD 10 µA
|IIL| Input logic low current level for DVDD referenced digital input pins VIN(DigIn) = 0 V –10 µA
VIH(Digin) Input logic high threshold for DVDD referenced digital inputs 70% VDVDD
VIL(Digin) Input logic low threshold for DVDD referenced digital inputs 30% VDVDD
VOH(Digin) Output logic high voltage level IOH = 2 mA 80% VDVDD
VOL(Digin) Output logic low voltage level IOH = –2 mA 20% VDVDD
I2C CONTROL PORT
CL(I2C) Allowable load capacitance for each I2C Line 400 pF
fSCL(fast) Support SCL frequency No wait states, fast mode 400 kHz
fSCL(slow) Support SCL frequency No wait states, slow mode 100 kHz
SERIAL AUDIO PORT
tDLY Required LRCK/FS to SCLK rising edge delay 5 ns
DSCLK Allowable SCLK duty cycle 40% 60%
fS Supported input sample rates 32 96 kHz
fSCLK Supported SCLK frequencies 32 64 fS
fSCLK SCLK frequency 24.576 MHz
SPEAKER AMPLIFIER (ALL OUTPUT CONFIGURATIONS)
toff Turn-off Time Excluding volume ramp 10 ms
AV(SPK_AMP) Programmable Gain Value represents the "peak voltage" disregarding clipping due to lower PVDD.
Measured at 0 dB input(1FS)		 4.95 29.5 V
ΔAV(SPK_AMP) Amplifier gain error Gain = 29.5 Vp 0.5 dB
fSPK_AMP Switching frequency of the speaker amplifier 384 kHz
768 kHz
RDS(on) Drain-to-source on resistance of the individual output MOSFETs FET + Metallization. 180 mΩ
OCETHRES Over-Current Error Threshold Any short to supply, ground, or other channels 5 A
Over-Current cycle-by-cycle limit 4.2 A
OVETHRES(PVDD) PVDD over voltage error threshold 28 V
UVETHRES(PVDD) PVDD under voltage error threshold 4.2 V
OTETHRES Over temperature error threshold 160 °C
OTEHystersis Over temperature error hysteresis 10 °C
OTWTHRES Over temperature warning level 3 Read by register 0x73 bit3 135 °C
SPEAKER AMPLIFIER (STEREO BTL)
ICC Quiescent supply current on DVDD PDN=2V, DVDD=3.3V, Play mode 18 mA
PDN=2V, DVDD=3.3V,  Sleep mode 0.75 mA
PDN=2V, DVDD=3.3V, Deep Sleep mode 0.75 mA
PDN=0V, DVDD=3.3V, Shutdown mode 5.5 µA
ICC Quiescent supply current on PVDD PDN=2V, VPVDD=13.5V, LC filter=10uH+0.68uF,
Fsw=768kHz, BD Modulation, Play mode, BTL mode		 32.5 mA
PDN=2V, VPVDD=13.5V, LC filter=22uH+0.68uF,
Fsw=384kHz, Hybrid or 1SPW Modulation, Play mode, BTL Mode		 16.5 mA
PDN=2V, VPVDD=13.5V, Output Hiz Mode 10.4 mA
PDN=2V, VPVDD=13.5V, Sleep Mode 7.2 mA
PDN=2V, VPVDD=13.5V, Deep Sleep Mode 120 µA
PDN=0V, VPVDD=13.5V, Shutdown Mode 7.2 µA
|Vos| Amplifier offset voltage Measured differentially with zero input data,
programmable gain configured with 29.5 Vp gain,
VPVDD = 24 V		 -6.5 6.5 mV
PO(SPK) Output power (per channel) VPVDD = 12 V, RSPK = 6 Ω, f = 1 kHz THD+N = 10% 12 W
VPVDD = 12 V, RSPK = 6 Ω, f = 1 kHz THD+N = 1% 9.9 W
PO(SPK) Output power (per channel) VPVDD = 18 V, RSPK = 6 Ω, f = 1 kHz THD+N = 10% 25 W
VPVDD = 18 V, RSPK = 6 Ω, f = 1 kHz THD+N = 1% 21 W
PO(SPK) Output power (per channel) VPVDD = 21 V, RSPK = 8 Ω, f = 1 kHz THD+N = 10% 27.5 W
VPVDD = 21 V, RSPK = 8 Ω, f = 1 kHz THD+N = 1% 23 W
THD+NSPK Total harmonic distortion and noise
(PO = 1 W, f = 1 KHz, RSPK = 6 Ω)		 VPVDD = 12 V, SPK_GAIN = 29.5 Vp, LC-filter 0.03%
VPVDD = 24 V, SPK_GAIN = 29.5 Vp, LC-filter 0.03%
ICN(SPK) Idle channel noise A-weighted (AES17), VPVDD = 12 V, LC-filter, RSPK = 6 Ω 37 µVrms
A-weighted (AES17), VPVDD = 24 V, LC-filter, RSPK = 6 Ω 38
DR Dynamic range A-Weighted, -60 dBFS method. VPVDD = 24 V, SPK_GAIN = 29.5 Vp, RSPK = 6 Ω 112 dB
SNR Signal-to-noise ratio A-Weighted, referenced to 1% THD+N Output Level, VPVDD=24V 111 dB
A-Weighted, referenced to 1% THD+N Output Level, VPVDD=14.4V 107.5 dB
PSRR Power supply rejection ratio Injected Noise = 1 KHz, 1 Vrms, VPVDD = 14.4 V, input audio signal = digital zero 72 dB
X-talkSPK Cross-talk (worst case between left-to-right and right-to-left coupling) f = 1 KHz 100 dB
SPEAKER AMPLIFIER (MONO PBTL)
|VOS| Amplifier offset voltage Measured differentially with zero input data, programmable gain configured with 29.5 Vp gain, VPVDD = 24 V –8 8 mV
PO(SPK) Output Power VPVDD = 12 V, RSPK = 4Ω, f = 1KHz, THD+N = 1% 15.4 W
VPVDD = 12 V, RSPK = 4 Ω, f = 1KHz, THD+N = 10% 18.5 W
VPVDD = 18 V, RSPK = 4 Ω, f = 1KHz, THD+N = 1% 33.6 W
VPVDD = 18 V, RSPK = 4 Ω, f = 1KHz, THD+N = 10% 41 W
THD+NSPK Total harmonic distortion and noise
(PO = 1 W, f = 1 KHz		 VPVDD = 12 V, LC-filter, RSPK = 4 Ω 0.015%
VPVDD = 24 V, LC-filter RSPK = 4 Ω 0.015%
DR Dynamic range A-Weighted, -60 dBFS method. VPVDD = 24 V, SPK_GAIN = 29.5 Vp 111 dB
SNR Signal-to-noise ratio A-Weighted, referenced to 1% THD+N Output Level, VPVDD=13.5V 108 dB
A-Weighted, referenced to 1% THD+N Output Level, VPVDD=24V 111 dB
PSRR Power supply rejection ratio Injected Noise = 1 KHz, 1 Vrms, VPVDD = 19 V, input audio signal = digital zero 72 dB
Headphone Amplifier
Po(hp) Headphone power output per channel HPVDD = 3.3 V (Rhp = 32 Ω; THD = 1%) 30 40 mW
SNR_hp Signal -to-noise ratio (headphone mode) Rhp = 32 Ω 101 dB
SNR_ln Signal-to-noise ratio (line driver mode) 2-VRMS output 105 dB
fcp Charge-pump switching frequency 360 kHz