The TPD3F303 device is a highly-integrated device that provides a three-channel Electromagnetic Interference (EMI) filter and a Transient Voltage Suppressor (TVS) based ESD protection diode array. The C-R-C based low-pass filter provides EMI protection for the data, clock, and reset lines of a SIM Card interface. Furthermore, the four-channel TVS Diode array provides IEC 61000-4-2 level 4 ESD protection for the previously mentioned signals (data, clock, reset) and the VCC power line. The TPD3F303 contains a 47-Ω termination resistor for the clock line and 100-Ω termination resistor for both the data and reset lines. The high level of integration offered by the TPD3F303 makes the device well-suited for applications like cell phones, tablets, hotspots, and PDAs.
PART NUMBER | PACKAGE | BODY SIZE (NOM) |
---|---|---|
TPD3F303 | WSON (8) | 1.35 mm × 1.70 mm |
USON (8) | 1.60 mm × 2.10 mm |
Changes from * Revision (January 2011) to A Revision
PIN | TYPE | DESCRIPTION | |
---|---|---|---|
NAME | NO. | ||
CLK_OUT | 2 | Output | Clock Input and Output signals. |
CLK_IN | 7 | Input | |
DATA1_IN | 8 | Input | Data and Rest signals Input, Output pins. The DATA1 and DATA2 are symmetric circuits. They can be used interchangeably for either DATA or RESET pins based off board layout scheme. |
DATA2_IN | 6 | ||
DATA1_OUT | 1 | Output | |
DATA2_OUT | 3 | ||
GND | GND | Ground | Ground connection for the EMI filter. It is very important to connect the device GND to the printed circuit board ground plane through Vias directly under the package. |
NC | 4 | No Connect | Not connected to any internal circuit. Leave this pin floating. |
VCC | 5 | Power Clamp | ESD Clamp circuit for the VCC pin. |
MIN | MAX | UNIT | ||||
---|---|---|---|---|---|---|
I/O voltage tolerance | I/O pins | 5.5 | V | |||
TA | Operating free-air temperature | –40 | 85 | °C | ||
Tstg | Storage temperature | –55 | 155 | °C |
VALUE | UNIT | |||
---|---|---|---|---|
V(ESD) | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) | ±15000 | V |
Charged-device model (CDM), per JEDEC specification JESD22-C101(2) | ±1000 | V |
VALUE | UNIT | |||
---|---|---|---|---|
V(ESD) | Electrostatic discharge | IEC 61000-4-2 contact discharge | ±15000 | V |
IEC 61000-4-2 air-gap discharge | ±15000 |
MIN | MAX | UNIT | ||
---|---|---|---|---|
VIO | Input pin voltage | 0 | 5.5 | V |
TA | Operating free-air temperature | –40 | 85 | °C |
THERMAL METRIC(1) | TPD3F303 | UNIT | ||
---|---|---|---|---|
DPV (USON) | DQD (WSON) | |||
8 PINS | 8 PINS | |||
RθJA | Junction-to-ambient thermal resistance | 90 | 92.1 | °C/W |
RθJC(top) | Junction-to-case (top) thermal resistance | 93.4 | 103.3 | °C/W |
RθJB | Junction-to-board thermal resistance | 41.1 | 36 | °C/W |
ψJT | Junction-to-top characterization parameter | 7.9 | 6.5 | °C/W |
ψJB | Junction-to-board characterization parameter | 41 | 35.7 | °C/W |
RθJC(bot) | Junction-to-case (bottom) thermal resistance | 15.6 | 16.4 | °C/W |
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | ||
---|---|---|---|---|---|---|---|
Vclamp | Clamp voltage | II/O = ±2 A | I/O pin to ground | ±10 | V | ||
II | Leakage current | RPU = Open | I/O pin to ground | 0.1 | µA | ||
RCLK | CLK series resistors | 40 | 47 | 55 | Ω | ||
RDAT_RST | Data/RST series resistors | 85 | 100 | 115 | Ω | ||
CTotal | IO Capacitance | VI/O = 0 V | I/O Pins to GND | 16 | 20 | 24 | pF |
VBR | Break-down Voltage | II/O = 1 mA | 6 | V | |||
F–3dB | –3-dB BW for DATA/RESET line | ZSOURCE = 50 Ω ZLOAD = 50 Ω |
294 | MHz | |||
F–3dB | –3-dB BW for CLK line | ZSOURCE = 50 Ω ZLOAD = 50 Ω |
308 | MHz |
VIO = 2.5 V |
TA = 25°C |