SLUSAS9B NOVEMBER 2013 – December 2014 TPS53915
PRODUCTION DATA.
PIN | I/O | DESCRIPTION | |
---|---|---|---|
NAME | NO. | ||
ADDR | 1 | I | PMBus address configuration pin. Connect this pin into a resistor divider between VREG and GND to program different address settings |
ALERT | 26 | O | Alert output for the PMBus interface |
EN | 3 | I | The enable pin turns on the DC-DC switching converter. |
FB | 23 | I | VOUT feedback input. Connect this pin to a resistor divider between the VOUT pin and GND. |
GND | 22 | G | This pin is the ground of internal analog circuitry and driver circuitry. Connect GND to the PGND plane with a short trace (For example, connect this pin to the thermal pad with a single trace and connect the thermal pad to PGND pins and PGND plane). |
MODE | 21 | I | The MODE pin sets the forced continuous-conduction mode (FCCM) or Skip-mode operation. It also selects the ramp coefficient of D-CAP3 mode. |
NC | 5 | — | Not connected. These pins are floating internally. |
18 | |||
PGND | 10 | G | These ground pins are connected to the return of the internal low-side MOSFET. |
11 | |||
12 | |||
13 | |||
14 | |||
PGOOD | 2 | O | Open-drain power-good status signal which provides startup delay after the FB voltage falls within the specified limits. After the FB voltage moves outside the specified limits, PGOOD goes low within 2 µs. |
SCL | 28 | I | Clock input for the PMBus interface |
SDA | 27 | I/O | Data I/O for the PMBus interface |
SW | 6 | I/O | SW is the output switching terminal of the power converter. Connect this pin to the output inductor. |
7 | |||
8 | |||
9 | |||
TRIP | 25 | I/O | TRIP is the OCL detection threshold setting pin. ITRIP = 10 µA at TA = 25°C, 3000 ppm/°C current is sourced and sets the OCL trip voltage. See the Current Sense and Overcurrent Protection section for detailed OCP setting. |
VBST | 4 | P | VBST is the supply rail for the high-side gate driver (boost terminal). Connect the bootstrap capacitor from this pin to the SW node. Internally connected to VREG via bootstrap PMOS switch. |
VDD | 19 | P | Power-supply input pin for controller. Input of the VREG LDO. The input range is from 4.5 to 25 V. |
VIN | 15 | P | VIN is the conversion power-supply input pins. |
16 | |||
17 | |||
VREG | 20 | O | VREG is the 5-V LDO output. This voltage supplies the internal circuitry and gate driver. |
VO | 24 | I | VOUT voltage input to the controller. |