SLVSBO1G July 2013 – June 2021 TPS54561
PRODUCTION DATA
To protect the converter in overload conditions at higher switching frequencies and input voltages, the TPS54561 implements a frequency foldback. The oscillator frequency is divided by 1, 2, 4, and 8 as the FB pin voltage falls from 0.8 V to 0 V. The TPS54561 uses a digital frequency foldback to enable synchronization to an external clock during normal start-up and fault conditions. During short-circuit events, the inductor current may exceed the peak current limit because of the high input voltage and the minimum controllable on time. When the output voltage is forced low by the shorted load, the inductor current decreases slowly during the switch off time. The frequency foldback effectively increases the off time by increasing the period of the switching cycle providing more time for the inductor current to ramp down.
With a maximum frequency foldback ratio of 8, there is a maximum frequency at which the inductor current can be controlled by frequency foldback protection. Equation 13 calculates the maximum switching frequency at which the inductor current will remain under control when VOUT is forced to VOUT(SC). The selected operating frequency should not exceed the calculated value.
Equation 12 calculates the maximum switching frequency limitation set by the minimum controllable on time and the input to output step down ratio. Setting the switching frequency above this value will cause the regulator to skip switching pulses to achieve the low duty cycle required to regulate the output at maximum input voltage.
IO | Output current |
ICL | Current limit |
Rdc | Inductor resistance |
VIN | Maximum input voltage |
VOUT | Output voltage |
VOUT(SC) | Output voltage during short |
Vd | Diode voltage drop |
RDS(on) | Switch on resistance |
tON | Controllable on time |
ƒDIV | Frequency divide equals (1, 2, 4, or 8) |