SLVS952G April   2010  – January 2017 TPS62671 , TPS62672 , TPS62674 , TPS62675 , TPS626751 , TPS626765 , TPS62679

PRODUCTION DATA.  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Simplified Schematic
  5. 5 Revision History
  6. 6 Device Comparison Table
  7. 7 Pin Configuration and Functions
  8. 8 Specifications
    1. 8.1 Absolute Maximum Ratings
    2. 8.2 Handling Ratings
    3. 8.3 Recommended Operating Conditions
    4. 8.4 Thermal Information
    5. 8.5 Electrical Characteristics
    6. 8.6 Typical Characteristics
  9. 9 Parameter Measurement Information
  10. 10Detailed Description
    1. 10.1 Overview
    2. 10.2 Functional Block Diagram
    3. 10.3 Feature Description
      1. 10.3.1 Switching Frequency
      2. 10.3.2 Power Save Mode
      3. 10.3.3 Mode Selection
      4. 10.3.4 Spread Spectrum, PWM Frequency Dithering
      5. 10.3.5 Short-Circuit Protection
      6. 10.3.6 Thermal Shutdown
    4. 10.4 Device Functional Modes
      1. 10.4.1 Soft Start
      2. 10.4.2 Enable
      3. 10.4.3 Active Output Discharge
      4. 10.4.4 Undervoltage Lockout
  11. 11Application and Implementation
    1. 11.1 Application Information
    2. 11.2 Typical Applications
      1. 11.2.1 TPS6267x Point-Of-Load Supply
        1. 11.2.1.1 Design Requirements
        2. 11.2.1.2 Detailed Design Procedure
          1. 11.2.1.2.1 Inductor Selection
          2. 11.2.1.2.2 Output Capacitor Selection
          3. 11.2.1.2.3 Input Capacitor Selection
          4. 11.2.1.2.4 Checking Loop Stability
        3. 11.2.1.3 Application Curves
      2. 11.2.2 1.26V CMOS Sensor Embedded Power Solution — Featuring Sub 0.4mm Profile
        1. 11.2.2.1 Design Requirements
        2. 11.2.2.2 Detailed Design Procedure
        3. 11.2.2.3 Application Curves
  12. 12Power Supply Recommendations
  13. 13Layout
    1. 13.1 Layout Guidelines
    2. 13.2 Layout Example
  14. 14Device and Documentation Support
    1. 14.1 Device Support
      1. 14.1.1 Third-Party Products Disclaimer
    2. 14.2 Documentation Support
      1. 14.2.1 Related Documentation
        1. 14.2.1.1 References
    3. 14.3 Related Links
    4. 14.4 Trademarks
    5. 14.5 Electrostatic Discharge Caution
    6. 14.6 Glossary
  15. 15Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

10 Detailed Description

10.1 Overview

The TPS6267x synchronous step-down converters typically operate at a regulated 6-MHz frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents, the TPS6267x converters operate in power-save mode with pulse frequency modulation (PFM). The converters use a unique frequency locked ring oscillating modulator to achieve best-in-class load and line response and allow the use of tiny inductors and small ceramic input and output capacitors. At the beginning of each switching cycle, the P-channel MOSFET switch is turned on and the inductor current ramps up rising the output voltage until the main comparator trips, then the control logic turns off the switch.

One key advantage of the non-linear architecture is that there is no traditional feed-back loop. The loop response to change in VO is essentially instantaneous, which explains the transient response. The absence of a traditional, high-gain compensated linear loop means that the TPS6267x is inherently stable over a range of L and CO. Although this type of operation normally results in a switching frequency that varies with input voltage and load current, an internal frequency lock loop (FLL) holds the switching frequency constant over a large range of operating conditions. Combined with best in class load and line transient response characteristics, the low quiescent current of the device (ca. 17μA) allows to maintain high efficiency at light load, while preserving fast transient response for applications requiring tight output regulation.

Using the YFD package allows for a low profile solution size (0.4mm max height, including external components). The recommended external components are stated within the application information. The maximum output current is 500/650mA when these specific low profile external components are used.

10.2 Functional Block Diagram

TPS62671 TPS62672 TPS62674 TPS62675 TPS626751 TPS626765 TPS62679 fbd6267_lvs952.gif

10.3 Feature Description

10.3.1 Switching Frequency

The magnitude of the internal ramp, which is generated from the duty cycle, reduces for duty cycles either set of 50%. Thus, there is less overdrive on the main comparator inputs which tends to slow the conversion down. The intrinsic maximum operating frequency of the converter is about 10MHz to 12MHz, which is controlled to circa. 6MHz by a frequency locked loop.

When high or low duty cycles are encountered, the loop runs out of range and the conversion frequency falls below 6MHz. The tendency is for the converter to operate more towards a "constant inductor peak current" rather than a "constant frequency". In addition to this behavior which is observed at high duty cycles, it is also noted at low duty cycles.

When the converter is required to operate towards the 6MHz nominal at extreme duty cycles, the application can be assisted by decreasing the ratio of inductance (L) to the output capacitor's equivalent serial inductance (ESL). This increases the ESL step seen at the main comparator's feed-back input thus decreasing its propagation delay, hence increasing the switching frequency.

10.3.2 Power Save Mode

If the load current decreases, the converter will enter Power Save Mode operation automatically (does not apply for TPS62674). During power-save mode the converter operates in discontinuous current (DCM) single-pulse PFM mode, which produces low output ripple compared with other PFM architectures.

When in power-save mode, the converter resumes its operation when the output voltage trips below the nominal voltage. It ramps up the output voltage with a minimum of one pulse and goes into power-save mode when the inductor current has returned to a zero steady state. The PFM on-time varies inversely proportional to the input voltage and proportional to the output voltage giving the regulated switching frequency when in steady-state.

PFM mode is left and PWM operation is entered as the output current can no longer be supported in PFM mode. As a consequence, the DC output voltage is typically positioned ca. 0.5% above the nominal output voltage and the transition between PFM and PWM is seamless.

TPS62671 TPS62672 TPS62674 TPS62675 TPS626751 TPS626765 TPS62679 psmt_lvs848.gif Figure 25. Operation in PFM Mode and Transfer to PWM Mode

10.3.3 Mode Selection

The MODE pin allows to select the operating mode of the device. Connecting this pin to GND enables the automatic PWM and power-save mode operation. The converter operates in regulated frequency PWM mode at moderate to heavy loads and in the PFM mode during light loads, which maintains high efficiency over a wide load current range.

Pulling the MODE pin high forces the converter to operate in the PWM mode even at light load currents. The advantage is that the converter modulates its switching frequency according to a spread spectrum PWM modulation technique allowing simple filtering of the switching harmonics in noise-sensitive applications. In this mode, the efficiency is lower compared to the power-save mode during light loads. Notice that the TPS62674 device only permits PWM operation and required the MODE input to be tied high.

For additional flexibility, it is possible to switch from power-save mode to PWM mode during operation. This allows efficient power management by adjusting the operation of the converter to the specific system requirements.

10.3.4 Spread Spectrum, PWM Frequency Dithering

The goal is to spread out the emitted RF energy over a larger frequency range so that the resulting EMI is similar to white noise. The end result is a spectrum that is continuous and lower in peak amplitude, making it easier to comply with electromagnetic interference (EMI) standards and with the power supply ripple requirements in cellular and non-cellular wireless applications. Radio receivers are typically susceptible to narrowband noise that is focused on specific frequencies.

Switching regulators can be particularly troublesome in applications where electromagnetic interference (EMI) is a concern. Switching regulators operate on a cycle-by-cycle basis to transfer power to an output. In most cases, the frequency of operation is either fixed or regulated, based on the output load. This method of conversion creates large components of noise at the frequency of operation (fundamental) and multiples of the operating frequency (harmonics).

The spread spectrum architecture varies the switching frequency by ca. ±10% of the nominal switching frequency thereby significantly reducing the peak radiated and conducting noise on both the input and output supplies. The frequency dithering scheme is modulated with a triangle profile and a modulation frequency fm.

TPS62671 TPS62672 TPS62674 TPS62675 TPS626751 TPS626765 TPS62679 ssm1_lvs877.gif Figure 26. Spectrum of a Frequency Modulated Sin. Wave with Sinusoidal Variation in Time
TPS62671 TPS62672 TPS62674 TPS62675 TPS626751 TPS626765 TPS62679 ssm2_lvs877.gif Figure 27. Spread Bands of Harmonics in Modulated Square Signals Spectrum illustrations and formulae (
1. Spectrum illustrations and formulae (Figure 26 and Figure 27) copyright IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, VOL. 47, NO.3, AUGUST 2005. See References section for full citation.

The above figures show that after modulation the sideband harmonic is attenuated compared to the non-modulated harmonic, and the harmonic energy is spread into a certain frequency band. The higher the modulation index (mf) the larger the attenuation.

Equation 1. TPS62671 TPS62672 TPS62674 TPS62675 TPS626751 TPS626765 TPS62679 eq_a_lvs877.gif

With:

fc is the carrier frequency

fm is the modulating frequency (approx. 0.008*fc)

δ is the modulation ratio (approx 0.1)

Equation 2. TPS62671 TPS62672 TPS62674 TPS62675 TPS626751 TPS626765 TPS62679 eq_b_lvs877.gif

The maximum switching frequency fc is limited by the process and finally the parameter modulation ratio (δ), together with fm , which is the side-band harmonics bandwidth around the carrier frequency fc. The bandwidth of a frequency modulated waveform is approximately given by the Carson’s rule and can be summarized as:

Equation 3. TPS62671 TPS62672 TPS62674 TPS62675 TPS626751 TPS626765 TPS62679 eq_c_lvs877.gif

fm < RBW: The receiver is not able to distinguish individual side-band harmonics, so, several harmonics are added in the input filter and the measured value is higher than expected in theoretical calculations.

fm > RBW: The receiver is able to properly measure each individual side-band harmonic separately, so the measurements match with the theoretical calculations.

10.3.5 Short-Circuit Protection

The TPS6267x integrates a P-channel MOSFET current limit to protect the device against heavy load or short circuits. When the current in the P-channel MOSFET reaches its current limit, the P-channel MOSFET is turned off and the N-channel MOSFET is turned on. The regulator continues to limit the current on a cycle-by-cycle basis.

As soon as the output voltage falls below ca. 0.4V, the converter current limit is reduced to half of the nominal value. Because the short-circuit protection is enabled during start-up, the device does not deliver more than half of its nominal current limit until the output voltage exceeds approximately 0.5V. This needs to be considered when a load acting as a current sink is connected to the output of the converter.

10.3.6 Thermal Shutdown

As soon as the junction temperature, TJ, exceeds typically 140°C, the device goes into thermal shutdown. In this mode, the P- and N-channel MOSFETs are turned off. The device continues its operation when the junction temperature again falls below typically 130°C.

10.4 Device Functional Modes

10.4.1 Soft Start

The TPS6267x has an internal soft-start circuit that limits the inrush current during start-up. This limits input voltage drops when a battery or a high-impedance power source is connected to the input of the converter.

The soft-start system progressively increases the on-time from a minimum pulse-width of 35ns as a function of the output voltage. This mode of operation continues for c.a. 100μs after enable. Should the output voltage not have reached its target value by this time, such as in the case of heavy load, the soft-start transitions to a second mode of operation.

The converter then operates in a current limit mode, specifically the P-MOS current limit is set to half the nominal limit, and the N-channel MOSFET remains on until the inductor current has reset. After a further 100 μs, the device ramps up to the full current limit operation if the output voltage has risen above 0.5V (approximately). Therefore, the start-up time mainly depends on the output capacitor and load current.

10.4.2 Enable

The TPS6267x device starts operation when EN is set high and starts up with the soft start as previously described. For proper operation, the EN pin must be terminated and must not be left floating.

Pulling the EN pin Low, forces the device into shutdown with a shutdown quiescent current of typically 0.1μA. In this mode, the P and N-channel MOSFETs are turned off, the internal resistor feedback divider is disconnected, and the entire internal-control circuitry is switched off.

When an external clock signal (EXTCLK), 4MHz to 27MHz, is applied to the TPS62674 or TPS62679, the DC/DC converter powers-up automatically within approx. 120μs (TPS62674) or 450μs (TPS62679). When the external clock signal is stopped, the DC/DC converter is powered down and the output capacitor is discharged actively.

10.4.3 Active Output Discharge

The TPS62674, TPS626751, TPS626765 and TPS62679 actively discharge the output capacitor when turned off. The integrated discharge resistor has a typical resistance of 70 Ω. The required time to discharge the output capacitor at the output node depends on load current and the output capacitance value.

10.4.4 Undervoltage Lockout

The undervoltage lockout circuit prevents the device from misoperation at low input voltages. It prevents the converter from turning on the switch or rectifier MOSFET under undefined conditions. The TPS6267x device have a UVLO threshold set to 2.05V (typical). Fully functional operation is permitted down to 2.1V input voltage.