The TPS6293x is a high-efficiency, easy-to-use synchronous buck converter with a wide input voltage range of 3.8 V to 30 V, and supports up to 2-A (TPS62932) and 3-A (TPS62933 and TPS62933x) continuous output current and 0.8-V to 22-V output voltage.
The device employs fixed-frequency peak current control mode for fast transient response and good line and load regulation. The optimized internal loop compensation eliminates external compensation components.
The TPS62932, TPS62933, and TPS62933P operate in pulse frequency modulation for high light load efficiency. The TPS62933F operates in forced continuous current modulation which maintains lower output ripple during all load conditions. The TPS62933O operates in out of audio mode to avoid audible noise.
Part Number | Package(1) | Body Size (NOM) |
---|---|---|
TPS6293x | SOT583 (8) | 1.60 mm × 2.10 mm |
The ULQ (ultra-low quiescent) feature is beneficial for long battery lifetime. The switching frequency can be set by the configuration of the RT pin in the range of 200 kHz to 2.2 MHz, which can optimize system efficiency, solution size, and bandwidth. The soft-start time of the TPS62932, TPS62933, and TPS62933F can be adjusted by the external capacitor at the SS pin. The TPS62932, TPS62933, TPS62933P and TPS62933O are featured with frequency spread spectrum, which helps with lowering down EMI noise.
The TPS6293x is in a small SOT583 (1.6 mm × 2.1 mm) package with 0.5-mm pin pitch, and has an optimized pinout for easy PCB layout and promotes good EMI performance.
Part Number | Output Current | PFM or FCCM or OOA | SS or PG Pin |
---|---|---|---|
TPS62932 |
2 A |
PFM | SS |
TPS62933 |
3 A |
PFM | SS |
TPS62933F | 3 A | FCCM | SS |
TPS62933P | 3 A | PFM | PG |
TPS62933O | 3 A | OOA | PG |
Pin | Type(1) | Description | |
---|---|---|---|
Name | NO. | ||
RT | 1 | A | Frequency programming input. Float for 500 kHz, tie to GND for 1.2 MHz, or connect to an RT timing resistor. See Section 9.3.5 for details. |
EN | 2 | A | Enable input to the converter. Driving EN high or leaving this pin floating enables the converter. An external resistor divider can be used to implement an adjustable VIN UVLO function. |
VIN | 3 | P | Supply input pin to internal LDO and high-side FET. Input bypass capacitors must be directly connected to this pin and GND. |
GND | 4 | G | Ground pin. Connected to the source of the low-side FET as well as the ground pin for the controller circuit. Connect to system ground and the ground side of CIN and COUT. The path to CIN must be as short as possible. |
SW | 5 | P | Switching output of the convertor. Internally connected to the source of the high-side FET and drain of the low-side FET. Connect to the power inductor. |
BST | 6 | P | Bootstrap capacitor connection for high-side FET driver. Connect a high-quality, 100-nF ceramic capacitor from this pin to the SW pin. |
SS/PG | 7 | A | TPS62932, TPS62933, and TPS62933F soft-start control pin. An external capacitor connected to this pin sets the internal voltage reference rising time. See Section 9.3.7 for details. A minimum 6.8-nF ceramic capacitor must be connected at this pin, which sets the minimum soft-start time to approximately 1 ms. Do not float. |
A | TPS62933P and TPS62933O open-drain power good indicator, which is asserted low if output voltage is out of PG threshold, overvoltage, or if the device is under thermal shutdown, EN shutdown, or during soft start. | ||
FB | 8 | A | Output feedback input. Connect FB to the tap of an external resistor divider from the output to GND to set output voltage. |
MIN | MAX | UNIT | ||
---|---|---|---|---|
Input voltage | VIN | –0.3 | 32 | V |
EN | –0.3 | 6 | ||
FB | –0.3 | 6 | ||
Output voltage | SW, DC | –0.3 | 32 | |
SW, transient < 10 ns | –3 | 33 | ||
BST | –0.3 | SW + 6 | ||
BST–SW | –0.3 | 6 | ||
SS/PG | –0.3 | 6 | ||
RT | –0.3 | 6 | ||
TJ | Operating junction temperature(2) | –40 | 150 | °C |
Tstg | Storage temperature | –65 | 150 |
VALUE | UNIT | |||
---|---|---|---|---|
V(ESD) | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins(1) | ±2000 | V |
Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins(2) | ±500 |
MIN | NOM | MAX | UNIT | |||
---|---|---|---|---|---|---|
Input voltage | VIN | 3.8 | 30 | V | ||
EN | –0.1 | 5.5 | ||||
FB | –0.1 | 5.5 | ||||
PG | –0.1 | 5.5 | ||||
Output voltage | VOUT | 0.8 | 22 | |||
SW, DC | –0.1 | 30 | ||||
SW, transient < 10 ns | –3 | 32 | ||||
BST | –0.1 | SW + 5.5 | ||||
BST-SW | –0.1 | 5.5 | ||||
Ouput current | IOUT | TPS62933, TPS62933x | 0 | 3 | A | |
TPS62932 | 0 | 2 | ||||
Temperature | Operating junction temperature, TJ | –40 | 150 | °C |
THERMAL METRIC(1) | TPS6293x | UNIT | ||
---|---|---|---|---|
DRL (SOT583), 8 PINS | ||||
JEDEC(2) | EVM(3) | |||
RθJA | Junction-to-ambient thermal resistance | 112.2 | N/A | °C/W |
RθJC(top) | Junction-to-case (top) thermal resistance | 29.1 | N/A | °C/W |
RθJB | Junction-to-board thermal resistance | 19.3 | N/A | °C/W |
ΨJT | Junction-to-top characterization parameter | 1.6 | N/A | °C/W |
ΨJB | Junction-to-board characterization parameter | 19.2 | N/A | °C/W |
RθJA_EVM | Junction-to-ambient thermal resistance on official EVM board | N/A | 60.2 | °C/W |
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|
POWER SUPPLY (VIN PIN) | ||||||
VIN | Operation input voltage | 3.8 | 30 | V | ||
IQ | Nonswitching quiescent current | EN = 5 V, VFB = 0.85 V, TPS62932, TPS62933, and TPS62933P | 12 | µA | ||
EN = 5 V, VFB = 1 V, TPS62933F | 125 | |||||
EN = 5 V, VFB = 1 V, TPS62933O | 45 | |||||
ISHDN | Shutdown supply current | VEN = 0 V | 2 | µA | ||
VIN_UVLO | Input undervoltage lockout thresholds | Rising threshold | 3.4 | 3.6 | 3.8 | V |
Falling threshold | 3.1 | 3.3 | 3.5 | V | ||
Hysteresis | 300 | mV | ||||
ENABLE (EN PIN) | ||||||
VEN_RISE | Enable threshold | Rising enable threshold | 1.21 | 1.28 | V | |
VEN_FALL | Disable threshold | Falling disable threshold | 1.1 | 1.17 | V | |
Ip | EN pullup current | VEN = 1.0 V | 0.7 | µA | ||
Ih | EN pullup hysteresis current | VEN = 1.5 V | 1.4 | µA | ||
VOLTAGE REFERENCE (FB PIN) | ||||||
VFB | FB voltage | TJ = 25°C | 792 | 800 | 808 | mV |
TJ = 0°C to 85°C | 788 | 800 | 812 | mV | ||
TJ = –40°C to 150°C | 784 | 800 | 816 | mV | ||
IFB | Input leakage current | VFB = 0.8 V | 0.15 | μA | ||
INTEGRATED POWER MOSFETS | ||||||
RDSON_HS | High-side MOSFET on-resistance | TJ = 25°C, VBST – SW = 5 V | 76 | mΩ | ||
RDSON_LS | Low-side MOSFET on-resistance | TJ = 25°C | 32 | mΩ | ||
CURRENT LIMIT | ||||||
IHS_LIMIT | High-side MOSFET current limit | TPS62933 and TPS62933x | 4.2 | 5 | 5.8 | A |
TPS62932 | 2.8 | 3.4 | 4 | |||
ILS_LIMIT | Low-side MOSFET current limit | TPS62933 and TPS62933x | 2.9 | 3.8 | 4.5 | A |
TPS62932 | 2 | 2.5 | 3 | |||
ILS_NOC | Reverse current limit | TPS62933F | 1.2 | 2.4 | 3.6 | A |
IPEAK_MIN | Minimum peak inductor current | TPS62933, TPS62933P, and TPS62933O | 0.75 | A | ||
TPS62932 | 0.53 | |||||
SOFT START (SS PIN) | ||||||
ISS | Soft-start charge current | TPS62932, TPS62933, and TPS62933F | 4.5 | 5.5 | 6.5 | μA |
TSS | Fixed internal soft-start time | TPS62933P and TPS62933O | 2 | ms | ||
POWER GOOD (PG PIN) | ||||||
VPGTH | PG threshold, VFB percentage | VFB falling, PG high to low | 85% | |||
VFB rising, PG low to high | 90% | |||||
VFB falling, PG low to high | 110% | |||||
VFB rising, PG high to low | 115% | |||||
TPG_R | PG delay time | PG from low to high | 70 | μs | ||
TPG_F | PG delay time | PG from high to low | 18 | μs | ||
VIN_PG_VALID | Minimum VIN for valid PG output | Measured when PG < 0.5 V with 100-kΩ pullup to external 5 V | 2 | 2.5 | V | |
VPG_OL | PG output low-level voltage | IPG = 0.5 mA | 0.3 | V | ||
IPG_LK | PG leakage current when open drain is high | VPG = 5.5 V | –1 | 1 | μA | |
OSCILLATOR FREQUENCY (RT PIN) | ||||||
fSW | Switching center frequency | RT = floating | 450 | 500 | 550 | kHz |
RT = GND | 1000 | 1200 | 1350 | |||
RT = 71.5 kΩ | 310 | |||||
RT = 9.09 kΩ | 2100 | |||||
fSW_min | Minimum switching frequency | TPS62933O | 30 | kHz | ||
tON_MIN(1) | Minimum ON pulse width | 70 | ns | |||
tOFF_MIN(1) | Minimum OFF pulse width | 140 | ns | |||
tON_MAX(1) | Maximum ON pulse width | 7 | μs | |||
OUTPUT OVERVOLTAGE AND UNDERVOLTAGE PROTECTION | ||||||
VOVP | Output OVP threshold | OVP detect (L→H) | 112% | 115% | 118% | |
Hysteresis | 5% | |||||
VUVP | Output UVP threshold | UVP detect (H→L) | 65% | |||
thiccup_ON | UV hiccup ON time before entering hiccup mode after soft start ends | 256 | μs | |||
thiccup_OFF | UV hiccup OFF time before restart | 10.5 × tSS | s | |||
THERMAL SHUTDOWN | ||||||
TSHDN(1) | Thermal shutdown threshold | Shutdown temperature | 165 | °C | ||
THYS(1) | Hysteresis | 30 | °C | |||
SPREAD SPECTRUM FREQUENCY | ||||||
fm | Modulation frequency | fSW / 128 | kHz | |||
fspread | Internal spread oscillator frequency | ±6% |