SLVSD80D November   2015  – May 2021 TPS65235

PRODUCTION DATA  

  1. Features
  2. Applications
  3. Description
  4. Revision History
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Timing Requirements
    7. 6.7 Typical Characteristics
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  Boost Converter
      2. 7.3.2  Linear Regulator and Current Limit
      3. 7.3.3  Boost Converter Current Limit
      4. 7.3.4  Charge Pump
      5. 7.3.5  Slew Rate Control
      6. 7.3.6  Short Circuit Protection, Hiccup and Overtemperature Protection
      7. 7.3.7  Tone Generation
      8. 7.3.8  Tone Detection
      9. 7.3.9  Disable and Enable
      10. 7.3.10 Component Selection
        1. 7.3.10.1 Boost Inductor
        2. 7.3.10.2 Capacitor Selection
        3. 7.3.10.3 Surge Components
        4. 7.3.10.4 Consideration for Boost Filtering and LNB Noise
    4. 7.4 Device Functional Modes
    5. 7.5 Programming
      1. 7.5.1 Serial Interface Description
      2. 7.5.2 TPS65235 I2C Update Sequence
    6. 7.6 Register Maps
      1. 7.6.1 Control Register 1 (address = 0x00H) [reset = 00010000]
      2. 7.6.2 Control Register 2 (address = 0x01H) [reset = 0000101]
      3. 7.6.3 Status Register (address = 0x02H) [reset = x0100000]
  8. Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application for DiSEqc1.x Support
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
      3. 8.2.3 Application Curves
      4. 8.2.4 Typical Application for DiSEqc2.x Support
        1. 8.2.4.1 Design Requirements
        2. 8.2.4.2 Detailed Design Procedure
        3. 8.2.4.3 Application Curves
  9. Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Receiving Notification of Documentation Updates
    2. 11.2 Support Resources
    3. 11.3 Trademarks
    4. 11.4 Electrostatic Discharge Caution
    5. 11.5 Glossary
  12. 12Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

Electrical Characteristics

TJ = –40°C to 125°C, VIN = 12 V, fSW = 1 MHz (unless otherwise noted)
PARAMETERTEST CONDITIONSMINTYPMAXUNIT
INPUT SUPPLY
VINInput voltage rangeVIN4.51220V
IDD(SDN)Shutdown supply currentEN = 090120150µA
ILDO(Q)LDO quiescent currentEN = 1, IO = 0 A, VLNB = 18.2 V2.257.8mA
UVLOVIN Undervoltage LockoutVIN Rising4.154.34.45V
Hysteresis280480550mV
OUTPUT VOLTAGE
VOUTRegulated output voltageV(ctrl) = 1, IO = 500 mA1818.218.4V
V(ctrl) = 0, IO = 500 mA13.2513.413.55V
SCL = 1, V(ctrl) = 1, IO = 500 mA (Non I2C)19.1819.419.62V
SCL = 1, V(ctrl) = 0, IO = 500 mA (Non I2C)14.4414.614.76V
I(OCP)Output short circuit current limitR(SET) = 200 kΩ, Full temperature580650720mA
TJ = 25°C629650688mA
FswBoost switching frequency1 MHz97710601134kHz
I(limitsw)Switching current limitVIN = 12 V, VOUT = 18.2 V,
R(SET) = 200 kΩ
2.433.6A
Rds(on)_LSOn resistance of low side FETVIN = 12 V90140210
V(drop)Linear regulator voltage drop-outIO = 500 mA, TONEAMP = 00.440.81.15V
IO = 500 mA, TONEAMP = 10.550.91.2V
I(cable)Cable good detection current thresholdVIN = 12 V, VOUT = 13.4 V or 18.2 V0.958.8mA
I(rev)Reverse bias currentEN = 1, VLNB = 21 V495865mA
I(rev_dis)Disabled reverse bias currentEN = 0, VLNB = 21 V2.94.66.3mA
LOGIC SIGNALS
V(EN)Enable threshold High1.6V
Enable threshold Low0.8V
I(EN)Enable internal pull up currentV(EN) = 1.5 V567µA
V(EN) = 1 V234µA
V(VCTRL_H)
V(EXTM_H)
VCTRL, EXTM Logic threshold levelHigh level input voltage2V
V(VCTRL_L)
V(EXTM_L)
Low level input voltage0.8V
VOL(FAULT)FAULT output low voltageFAULT open drain, IOL = 1 mA0.4V
TONE
f(tone)Tone frequency22 kHz tone output202224kHz
A(tone)Tone amplitudeIO = 0 mA to 500 mA, CO = 100 nF, TONEAMP = 0617650696mV
IO = 0 mA to 500 mA, CO = 100 nF, TONEAMP = 1703750803mV
D(tone)Tone duty cycle45%50%55%
f(EXTM)External tone input frequency range22 kHz tone output17.62226.4kHz
44 kHz tone output35.24452.8kHz
TONE DETECTION
f(DIN)Tone detector frequency capture range0.4 VPP sine wave17.62226.4kHz
V(DIN)Tone detector input amplitudeSine wave, 22 kHz0.31.5V
V(DOUT)DOUT output voltageTone present, Iload = 2 mA0.4V
GDRBypass FET gate voltage/LNBTONE_TRANS = 1, V(LNB) = 18.2 V23.1123.524.33V
TONE_TRANS = 0, V(LNB) = 18.2 V18.1718.218.23V
THERMAL SHUT-DOWN (JUNCTION TEMPERATURE)
T(TRIP)Thermal protection trip PointTemperature Rising160°C
T(HYST)Thermal protection hysteresis20°C
I2C READ BACK FAULT STATUS
V(PGOOD)PGOOD trip levelsFeedback voltage UVP low94%96%97.1%
Feedback voltage UVP high93%94.5%95.5%
Feedback voltage OVP high104%106.6%108%
Feedback voltage OVP low102%104.6%106%
T(warn)Temperature warning Threshold125°C
I2C INTERFACE
VIHSDA,SCL input high voltage2V
VILSDA,SCL input low voltage0.8V
IIInput currentSDA, SCL, VI = 0.4 to 4.5 V–1010µA
VOLSDA output low voltageSDA open drain, IOL = 2 mA0.4V
f(SCL)Maximum SCL clock frequency400kHz