SBVS340 June   2017 TPS715A-NM

PRODUCTION DATA.  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Pin Configuration and Functions
  5. 5 Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information
    5. 5.5 Electrical Characteristics
    6. 5.6 Typical Characteristics
  6. 6 Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagrams
    3. 6.3 Feature Description
      1. 6.3.1 Wide Supply Range
      2. 6.3.2 Low Supply Current
      3. 6.3.3 Stable With Any Capacitor ≥ 0.47 µF
      4. 6.3.4 Internal Current Limit
      5. 6.3.5 Reverse Current
    4. 6.4 Device Functional Modes
      1. 6.4.1 Normal Operation
      2. 6.4.2 Dropout Operation
  7. 7 Application and Implementation
    1. 7.1 Application Information
    2. 7.2 Typical Applications
      1. 7.2.1 Typical Application (Fixed-Voltage Version)
        1. 7.2.1.1 Design Requirements
          1. 7.2.1.1.1 Power the MSP430 Microcontroller
        2. 7.2.1.2 Detailed Design Procedure
          1. 7.2.1.2.1 External Capacitor Requirements
          2. 7.2.1.2.2 Dropout Voltage (VDO)
        3. 7.2.1.3 Application Curves
      2. 7.2.2 TPS715A01 Adjustable LDO Regulator Programming
        1. 7.2.2.1 Detailed Design Procedure
          1. 7.2.2.1.1 Setting VOUT for the TPS715A01 Adjustable LDO
    3. 7.3 Do's and Don'ts
  8. 8 Power Supply Recommendations
  9. 9 Layout
    1. 9.1 Layout Guidelines
    2. 9.2 Layout Example
    3. 9.3 Power Dissipation
  10. 10Device and Documentation Support
    1. 10.1 Device Support
      1. 10.1.1 Development Support
        1. 10.1.1.1 Evaluation Module
        2. 10.1.1.2 Spice Models
      2. 10.1.2 Device Nomenclature
    2. 10.2 Documentation Support
      1. 10.2.1 Related Documentation
    3. 10.3 Community Resources
    4. 10.4 Trademarks
    5. 10.5 Electrostatic Discharge Caution
    6. 10.6 Glossary
  11. 11Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

9 Layout

9.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the printed-circuit-board and as near as practical to the respective LDO pin connections. Place ground return connections for the input and output capacitors as close to the GND pin as possible, using wide, component-side, copper planes. TI strongly discourages using vias and long traces to create LDO circuit connections to the input capacitor, output capacitor, or the resistor divider because doing so negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability. A ground reference plane is recommended to be embedded either in the PCB itself or located on the bottom side of the PCB opposite the components. This reference plane assures accuracy of the output voltage and shields the LDO from noise.

9.2 Layout Example

TPS715A-NM layout_sbvs047.gif Figure 21. Example Layout for the TPS715A01DRV

9.3 Power Dissipation

To ensure reliable operation, worst-case junction temperature must not exceed 125°C. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, PD(max), and the actual dissipation, PD, which must be less than or equal to PD(max).

The maximum-power-dissipation limit is determined using Equation 4.

Equation 4. TPS715A-NM q_pdmax_rtja-lvs338.gif

where

  • TJmax is the maximum allowable junction temperature
  • RθJA is the thermal resistance junction-to-ambient for the package (see the Thermal Information table)
  • TA is the ambient temperature

The regulator power dissipation is calculated using Equation 5.

Equation 5. TPS715A-NM Q_pd_vi_vo-lvs338.gif

For a higher power package version of the TPS715A-NM, see the TPS715A-NM.