SBVS141D April   2010  – December 2023 TPS74701-Q1

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information
    5. 5.5 Electrical Characteristics
    6. 5.6 Typical Characteristics: IOUT = 50 mA
    7. 5.7 Typical Characteristics: VEN = VIN = 1.8 V, VOUT = 1.5 V
  7. 6 Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagram
    3. 6.3 Feature Description
      1. 6.3.1 Transient Response
      2. 6.3.2 Dropout Voltage
      3. 6.3.3 Output Noise
      4. 6.3.4 Enable and Shutdown
      5. 6.3.5 Power Good
      6. 6.3.6 Internal Current Limit
      7. 6.3.7 Thermal Protection
    4. 6.4 Device Functional Modes
      1. 6.4.1 Normal Operation
      2. 6.4.2 Dropout Operation
      3. 6.4.3 Disabled
  8. 7 Application and Implementation
    1. 7.1 Application Information
    2. 7.2 Typical Application
      1. 7.2.1 Design Requirements
      2. 7.2.2 Detailed Design Procedure
        1. 7.2.2.1 Input, Output, and Bias Capacitor Requirements
        2. 7.2.2.2 Programmable Soft-Start
        3. 7.2.2.3 Sequencing Requirements
      3. 7.2.3 Application Curves
    3. 7.3 Power Supply Recommendations
    4. 7.4 Layout
      1. 7.4.1 Layout Guidelines
        1. 7.4.1.1 Layout Recommendations and Power Dissipation
        2. 7.4.1.2 Estimating Junction Temperature
      2. 7.4.2 Layout Example
  9. 8 Device and Documentation Support
    1. 8.1 Device Support
      1. 8.1.1 Development Support
      2. 8.1.2 Device Nomenclature
    2. 8.2 Receiving Notification of Documentation Updates
    3. 8.3 Support Resources
    4. 8.4 Trademarks
    5. 8.5 Electrostatic Discharge Caution
    6. 8.6 Glossary
  10. 9 Revision History
  11. 10Mechanical, Packaging, and Orderable Information

Package Options

Mechanical Data (Package|Pins)
Thermal pad, mechanical data (Package|Pins)
Orderable Information

5.6 Typical Characteristics: IOUT = 50 mA

at TJ = 25°C, VIN = VOUT(TYP) + 0.3 V, VBIAS = 5 V, IOUT = 50 mA, VEN = VIN, CIN = 1 μF, CBIAS = 4.7 μF, and COUT = 10 μF (unless otherwise noted)

GUID-3C4CCFFB-23CA-489D-8B24-DA2CCFCC384A-low.gif
Legacy chip
Figure 5-1 VIN Line Regulation
GUID-C7B00161-3E4C-41E9-9C43-45C1CA262D68-low.gif
Legacy chip
Figure 5-3 VBIAS Line Regulation
GUID-D5D6292D-DF3E-437D-8F59-5EC9035DBAE6-low.gif
Legacy chip
Figure 5-5 Load Regulation at Light Load
GUID-607BEA88-EE20-4B5C-AB37-0FA678D0C9BB-low.gif
Legacy chip
Figure 5-7 Load Regulation
GUID-4D2B801B-9EEF-4A87-BD36-D83BD595C40B-low.gif
Legacy chip
Figure 5-9 Dropout Voltage vs IOUT and Temperature (TJ)
GUID-5015071E-5C93-4257-8745-520B1E0D4C7F-low.gif
Legacy chip
Figure 5-11 VBIAS Dropout Voltage vs IOUT and Temperature (TJ)
GUID-47F36789-A6D2-4F98-8EA1-65AD655FDF61-low.gif
Legacy chip
Figure 5-13 VBIAS PSRR vs Frequency
GUID-D7BB86A2-65DD-4444-8BEB-18C834FFB9AF-low.gif
Legacy chip
Figure 5-15 VIN PSRR vs Frequency
GUID-1E07D0B6-F0F4-4C65-9F77-4E18511DE5DC-low.gif
Legacy chip
Figure 5-17 Noise Spectral Density
GUID-D574ECFC-6DD8-4054-8728-2EDAE8CEEC16-low.gif
Legacy chip
Figure 5-19 BIAS Pin Current vs IOUT and Temperature (TJ)
GUID-97874AB1-5168-4612-BCF4-E246DC8EFD40-low.gif
Legacy chip
Figure 5-21 BIAS Pin Current vs VBIAS and Temperature (TJ)
GUID-EFE736EF-D2B5-4EC4-BB75-B8CF5A02EE8B-low.gif
Legacy chip
Figure 5-23 Soft-Start Charging Current (ISS) vs Temperature (TJ)
GUID-309E5D88-156D-4E49-A004-F67E58E4670D-low.gif
Legacy chip
Figure 5-25 Low-Level PG Voltage vs Current
GUID-567A9F94-384B-4F53-A68E-D8E1C238F669-low.gif
Legacy chip
Figure 5-27 Current Limit vs (VBIAS – VOUT)
GUID-CCF38E4C-F3B4-47DA-9DF4-9F8BAD09CA7D-low.gif
 
Figure 5-29 Dropout Voltage vs (VBIAS – VOUT) and Temperature (TJ)
GUID-20230208-SS0I-ZMJR-SRK6-XRHX54TZXTLL-low.png
New chip
Figure 5-2 VIN Line Regulation
GUID-20230208-SS0I-SDZS-FJH8-KBXWDRWFD8ZC-low.png
New chip
Figure 5-4 VBIAS Line Regulation
GUID-20230208-SS0I-HMMK-LMZX-MDGH2PVQ7NHH-low.png
New chip
Figure 5-6 Load Regulation at Light Load
GUID-20230802-SS0I-QV6T-FDX6-X2CZGHQBTT6N-low.svg
New chip
Figure 5-8 Load Regulation
GUID-20230802-SS0I-JBPP-FTNV-MRXWCMP2LKTQ-low.svg
New chip
Figure 5-10 VIN Dropout Voltage vs IOUT and Temperature (TJ)
GUID-20230802-SS0I-4FVL-KJ52-DTWDHLFHDVZW-low.svg
New chip
Figure 5-12 VBIAS Dropout Voltage vs IOUT and Temperature (TJ)
GUID-20230802-SS0I-LW1G-S9JT-DRXMWFLTMSZL-low.svg
New chip
Figure 5-14 VBIAS PSRR vs Frequency
GUID-20230802-SS0I-F1MV-18CL-C8PGVB3GT3WL-low.svg
New chip
Figure 5-16 VIN PSRR vs Frequency
GUID-20230206-SS0I-06K1-ZV1G-LQN7F4RXS4HX-low.png
New chip
Figure 5-18 Noise Spectral Density
GUID-20230802-SS0I-FN42-PK27-TDPTQHB13BPX-low.svg
New chip
Figure 5-20 BIAS Pin Current vs Output Current and Temperature (TJ)
GUID-20230208-SS0I-MQNN-P23L-5L9FDKJ34PSQ-low.png
New chip
Figure 5-22 BIAS Pin Current vs VBIAS and Temperature (TJ)
GUID-20230208-SS0I-JDLH-LN81-SF4BMBM21DDP-low.png
New chip
Figure 5-24 Soft-Start Charging Current (ISS) vs Temperature (TJ)
GUID-20230208-SS0I-BSWW-967P-NRKQ7GFMFLFM-low.png
New chip
Figure 5-26 Low-Level PG Voltage vs Current
GUID-20230208-SS0I-1FJT-CQSQ-K4C46MVCQNMG-low.png
New chip
Figure 5-28 Current Limit vs (VBIAS – VOUT)