SLOSEC9 September 2024 TSD5402-Q1
PRODUCTION DATA
As shown in Figure 6-6, a single-byte data-read transfer begins with the controller device transmitting a start condition followed by the I2C device address and the read/write bit. For the data-read transfer, the controller device performs both a write and a following read. Initially, the controller device performs a write to transfer the address byte of the internal memory address to be read. As a result, the read/write bit is a 0. After receiving the address and the read/write bit, the device responds with an acknowledge bit. In addition, after sending the internal memory address byte, the controller device transmits another start condition followed by the device address and the read/write bit again. This time, the read/write bit is a 1, indicating a read transfer. After receiving the address and the read/write bit, the device again responds with an acknowledge bit. Next, the device transmits the data byte from the memory address being read. After receiving the data byte, the controller device transmits a not-acknowledge followed by a stop condition to complete the single-byte data-read transfer.