JAJSFW1 データシート | TI.com

JAJSFW1E June 2017 – March 2019 66AK2G12

PRODUCTION DATA.

パッケージ・オプション

デバイスごとのパッケージ図は、PDF版データシートをご参照ください。

メカニカル・データ（パッケージ｜ピン）

ABY|625

サーマルパッド・メカニカル・データ

発注情報

jajsfw1e_oa

Table 5-46 GPMC and NOR Flash Switching Characteristics—Asynchronous Mode

NO.	PARAMETER			MIN	MAX	UNIT
	t_R(d)	Rise time, output data GPMC_AD[15:0]			2	ns
	t_F(d)	Fall time, output data GPMC_AD[15:0]			2	ns
FA0	t_w(be[x]nV)	Pulse duration, output lower-byte enable and command latch enable GPMC_BE0n_CLE, output upper-byte enable GPMC_BE1n valid time	Read		N⁽¹²⁾	ns
FA0	t_w(be[x]nV)		Write		N⁽¹²⁾	ns
FA1	t_w(csnV)	Pulse duration, output chip select GPMC_CSn[x]⁽¹³⁾ low	Read		A⁽¹⁾	ns
FA1	t_w(csnV)	Pulse duration, output chip select GPMC_CSn[x]⁽¹³⁾ low	Write		A⁽¹⁾	ns
FA3	t_{d(csnV-advnIV)}	Delay time, output chip select GPMC_CSn[x]⁽¹³⁾ valid to output address valid and address latch enable GPMC_ADVn_ALE invalid	Read	B⁽²⁾ - 0.2	B⁽²⁾ + 2.0	ns
FA3	t_{d(csnV-advnIV)}		Write	B⁽²⁾ - 0.2	B⁽²⁾ + 2.0	ns
FA4	t_{d(csnV-oenIV)}	Delay time, output chip select GPMC_CSn[x]⁽¹³⁾ valid to output enable GPMC_OEn_REn invalid (Single read)		C⁽³⁾ - 0.2	C⁽³⁾ + 2.0	ns
FA9	t_d(aV-csnV)	Delay time, output address GPMC_A[27:1] valid to output chip select GPMC_CSn[x]⁽¹³⁾ valid		J⁽⁹⁾ - 0.2	J⁽⁹⁾ + 2.0	ns
FA10	t_{d(be[x]nV-csnV)}	Delay time, output lower-byte enable and command latch enable GPMC_BE0n_CLE, output upper-byte enable GPMC_BE1n valid to output chip select GPMC_CSn[x]⁽¹³⁾ valid		J⁽⁹⁾ - 0.2	J⁽⁹⁾ + 2.0	ns
FA12	t_{d(csnV-advnV)}	Delay time, output chip select GPMC_CSn[x]⁽¹³⁾ valid to output address valid and address latch enable GPMC_ADVn_ALE valid		K⁽¹⁰⁾ - 0.2	K⁽¹⁰⁾ + 2.0	ns
FA13	t_d(csnV-oenV)	Delay time, output chip select GPMC_CSn[x]⁽¹³⁾ valid to output enable GPMC_OEn_REn valid		L⁽¹¹⁾ - 0.2	L⁽¹¹⁾ + 2.0	ns
FA16	t_w(aIV)	Pulse durationm output address GPMC_A[26:1] invalid between 2 successive read and write accesses		G⁽⁷⁾		ns
FA18	t_{d(csnV-oenIV)}	Delay time, output chip select GPMC_CSn[x]⁽¹³⁾ valid to output enable GPMC_OEn_REn invalid (Burst read)		I⁽⁸⁾ - 0.2	I⁽⁸⁾ + 2.0	ns
FA20	t_w(aV)	Pulse duration, output address GPMC_A[27:1] valid - 2nd, 3rd, and 4th accesses		D⁽⁴⁾		ns
FA25	t_d(csnV-wenV)	Delay time, output chip select GPMC_CSn[x]⁽¹³⁾ valid to output write enable GPMC_WEn valid		E⁽⁵⁾ - 0.2	E⁽⁵⁾ + 2.0	ns
FA27	t_{d(csnV-wenIV)}	Delay time, output chip select GPMC_CSn[x]⁽¹³⁾ valid to output write enable GPMC_WEn invalid		F⁽⁶⁾ - 0.2	F⁽⁶⁾ + 2.0	ns
FA28	t_d(wenV-dV)	Delay time, output write enable GPMC_WEn valid to output data GPMC_AD[15:0] valid			2.8	ns
FA29	t_d(dV-csnV)	Delay time, output data GPMC_AD[15:0] valid to output chip select GPMC_CSn[x]⁽¹³⁾ valid		J⁽⁹⁾ - 0.2	J⁽⁹⁾ + 2.8	ns
FA37	t_d(oenV-aIV)	Delay time, output enable GPMC_OEn_REn valid to output address GPMC_AD[15:0] phase end			2.8	ns

For single read: A = (CSRdOffTime - CSOnTime) × (TimeParaGranularity + 1) × GPMC_FCLK⁽¹⁴⁾
For single write: A = (CSWrOffTime - CSOnTime) × (TimeParaGranularity + 1) × GPMC_FCLK⁽¹⁴⁾
For burst read: A = (CSRdOffTime - CSOnTime + (n - 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK⁽¹⁴⁾
For burst write: A = (CSWrOffTime - CSOnTime + (n - 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK⁽¹⁴⁾
with n being the page burst access number
For reading: B = ((ADVRdOffTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (ADVExtraDelay - CSExtraDelay)) × GPMC_FCLK⁽¹⁴⁾
For writing: B = ((ADVWrOffTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (ADVExtraDelay - CSExtraDelay)) × GPMC_FCLK⁽¹⁴⁾
C = ((OEOffTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (OEExtraDelay - CSExtraDelay)) × GPMC_FCLK⁽¹⁴⁾
D = PageBurstAccessTime × (TimeParaGranularity + 1) × GPMC_FCLK⁽¹⁴⁾
E = ((WEOnTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (WEExtraDelay - CSExtraDelay)) × GPMC_FCLK⁽¹⁴⁾
F = ((WEOffTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (WEExtraDelay - CSExtraDelay)) × GPMC_FCLK⁽¹⁴⁾
G = Cycle2CycleDelay × GPMC_FCLK⁽¹⁴⁾
I = ((OEOffTime + (n - 1) × PageBurstAccessTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (OEExtraDelay - CSExtraDelay)) × GPMC_FCLK⁽¹⁴⁾
J = (CSOnTime × (TimeParaGranularity + 1) + 0.5 × CSExtraDelay) × GPMC_FCLK⁽¹⁴⁾
K = ((ADVOnTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (ADVExtraDelay - CSExtraDelay)) × GPMC_FCLK⁽¹⁴⁾
L = ((OEOnTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (OEExtraDelay - CSExtraDelay)) × GPMC_FCLK⁽¹⁴⁾
For single read: N = RdCycleTime × (TimeParaGranularity + 1) × GPMC_FCLK⁽¹⁴⁾
For single write: N = WrCycleTime × (TimeParaGranularity + 1) × GPMC_FCLK⁽¹⁴⁾
For burst read: N = (RdCycleTime + (n - 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK⁽¹⁴⁾
For burst write: N = (WrCycleTime + (n - 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK⁽¹⁴⁾
In GPMC_CSn[x], x is equal to 0, 1, 2 or 3.
GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.

66AK2G12 gpmc6_sprs717.gif

A. In GPMC_CSn[x], x is equal to 0, 1, 2 or 3. In GPMC_WAIT[x], x is equal to 0 or 1.

B. FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.

C. GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

Figure 5-41 GPMC and NOR Flash—Asynchronous Read—Single WordABC

66AK2G12 gpmc7_sprs717.gif

A. In GPMC_CSn[x], x is equal to 0, 1, 2 or 3. In GPMC_WAIT[x], x is equal to 0 or 1.

B. FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.

C. GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

Figure 5-42 GPMC and NOR Flash—Asynchronous Read—32-BitABC

66AK2G12 gpmc8_sprs717.gif

A. In GPMC_CSn[x], x is equal to 0, 1, 2 or 3. In GPMC_WAIT[x], x is equal to 0 or 1.

B. FA21 parameter illustrates amount of time required to internally sample first input page data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA21 functional clock cycles, first input page data will be internally sampled by active functional clock edge. FA21 calculation must be stored inside AccessTime register bits field.

C. FA20 parameter illustrates amount of time required to internally sample successive input page data. It is expressed in number of GPMC functional clock cycles. After each access to input page data, next input page data will be internally sampled by active functional clock edge after FA20 functional clock cycles. FA20 is also the duration of address phases for successive input page data (excluding first input page data). FA20 value must be stored in PageBurstAccessTime register bits field.

D. GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

Figure 5-43 GPMC and NOR Flash—Asynchronous Read—Page Mode 4x16-BitABCD

66AK2G12 gpmc9_sprs717.gif

A. In GPMC_CSn[x], x is equal to 0, 1, 2 or 3. In GPMC_WAIT[x], x is equal to 0 or 1.

Figure 5-44 GPMC and NOR Flash—Asynchronous Write—Single WordA

66AK2G12 gpmc10_sprs717.gif

A. In GPMC_CSn[x], x is equal to 0, 1, 2 or 3. In GPMC_WAIT[x], x is equal to 0 or 1.

B. FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.

C. GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.

Figure 5-45 GPMC and Multiplexed NOR Flash—Asynchronous Read—Single WordABC

66AK2G12 gpmc11_sprs717.gif

A. In GPMC_CSn[x], x is equal to 0, 1, 2 or 3. In GPMC_WAIT[x], x is equal to 0 or 1.

Figure 5-46 GPMC and Multiplexed NOR Flash—Asynchronous Write—Single WordA

For more information, see section General-Purpose Memory Controller (GPMC) in chapter Memory Subsystem of the Device TRM.