JAJSFW1E June 2017 – March 2019 66AK2G12
PRODUCTION DATA.
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
SIGNAL NAME [1] | DESCRIPTION [2] | PIN TYPE [3] | ABY BALL [4] |
---|---|---|---|
MCASP0_ACLKR(1) | McASP0 receive bit clock I/O | IOZ | E9 |
MCASP0_ACLKX(1) | McASP0 transmit bit clock I/O | IOZ | D9 |
MCASP0_AFSR | McASP0 receive frame sync I/O | IOZ | A8 |
MCASP0_AFSX | McASP0 transmit frame sync I/O | IOZ | C8 |
MCASP0_AHCLKR(1) | McASP0 receive high-frequency master clock I/O | IOZ | B8 |
MCASP0_AHCLKX(1) | McASP0 transmit high-frequency master clock output | OZ | C9 |
MCASP0_AMUTE | McASP0 mute | IOZ | C7 |
MCASP0_AXR0 | McASP0 transmit and receive data I/O | IOZ | B9 |
MCASP0_AXR1 | McASP0 transmit and receive data I/O | IOZ | A9 |
MCASP0_AXR2 | McASP0 transmit and receive data I/O | IOZ | B10 |
MCASP0_AXR3 | McASP0 transmit and receive data I/O | IOZ | A10 |
MCASP0_AXR4 | McASP0 transmit and receive data I/O | IOZ | C10 |
MCASP0_AXR5 | McASP0 transmit and receive data I/O | IOZ | E10 |
MCASP0_AXR6 | McASP0 transmit and receive data I/O | IOZ | D10 |
MCASP0_AXR7 | McASP0 transmit and receive data I/O | IOZ | F10 |
MCASP0_AXR8 | McASP0 transmit and receive data I/O | IOZ | C11 |
MCASP0_AXR9 | McASP0 transmit and receive data I/O | IOZ | D11 |
MCASP0_AXR10 | McASP0 transmit and receive data I/O | IOZ | E11 |
MCASP0_AXR11 | McASP0 transmit and receive data I/O | IOZ | F12 |
MCASP0_AXR12 | McASP0 transmit and receive data I/O | IOZ | E12 |
MCASP0_AXR13 | McASP0 transmit and receive data I/O | IOZ | C12 |
MCASP0_AXR14 | McASP0 transmit and receive data I/O | IOZ | B11 |
MCASP0_AXR15 | McASP0 transmit and receive data I/O | IOZ | B12 |
MCASP1_ACLKR(1) | McASP1 receive bit clock I/O | IOZ | B4 |
MCASP1_ACLKX(1) | McASP1 transmit bit clock I/O | IOZ | D6 |
MCASP1_AFSR | McASP1 receive frame sync I/O | IOZ | A4 |
MCASP1_AFSX | McASP1 transmit frame sync I/O | IOZ | C4 |
MCASP1_AHCLKR(1) | McASP1 receive high-frequency master clock I/O | IOZ | E7 |
MCASP1_AHCLKX(1) | McASP1 transmit high-frequency master clock output | OZ | C5 |
MCASP1_AMUTE | McASP1 mute | IOZ | A5 |
MCASP1_AXR0 | McASP1 transmit and receive data I/O | IOZ | B5 |
MCASP1_AXR1 | McASP1 transmit and receive data I/O | IOZ | B6 |
MCASP1_AXR2 | McASP1 transmit and receive data I/O | IOZ | D7 |
MCASP1_AXR3 | McASP1 transmit and receive data I/O | IOZ | A6 |
MCASP1_AXR4 | McASP1 transmit and receive data I/O | IOZ | C6 |
MCASP1_AXR5 | McASP1 transmit and receive data I/O | IOZ | E8 |
MCASP1_AXR6 | McASP1 transmit and receive data I/O | IOZ | A7 |
MCASP1_AXR7 | McASP1 transmit and receive data I/O | IOZ | D8 |
MCASP1_AXR8 | McASP1 transmit and receive data I/O | IOZ | F9 |
MCASP1_AXR9 | McASP1 transmit and receive data I/O | IOZ | B7 |
MCASP2_ACLKR(1) | McASP2 receive bit clock I/O | IOZ | B2 |
MCASP2_ACLKX(1) | McASP2 transmit bit clock I/O | IOZ | B3 |
MCASP2_AFSR | McASP2 receive frame sync I/O | IOZ | D4 |
MCASP2_AFSX | McASP2 transmit frame sync I/O | IOZ | C3 |
MCASP2_AHCLKR(1) | McASP2 receive high-frequency master clock I/O | IOZ | E6 |
MCASP2_AHCLKX(1) | McASP2 transmit high-frequency master clock output | OZ | D5 |
MCASP2_AMUTE | McASP2 mute | IOZ | C2 |
MCASP2_AXR0 | McASP2 transmit and receive data I/O | IOZ | D3 |
MCASP2_AXR1 | McASP2 transmit and receive data I/O | IOZ | A2 |
MCASP2_AXR2 | McASP2 transmit and receive data I/O | IOZ | E4 |
MCASP2_AXR3 | McASP2 transmit and receive data I/O | IOZ | B1 |
MCASP2_AXR4 | McASP2 transmit and receive data I/O | IOZ | A3 |
MCASP2_AXR5 | McASP2 transmit and receive data I/O | IOZ | E5 |
For more information, see section Multi-channel Audio Serial Port (McASP) in chapter Peripherals of the Device TRM.