JAJSMJ1A march 2023 – may 2023 ADC12DJ5200SE
PRODUCTION DATA
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
This signal must be asserted low to access a register through the serial interface. Setup and hold times with respect to the SCLK must be observed.