SBASAP7 December 2024 ADC3664-SP
PRODUCTION DATA
デバイスごとのパッケージ図は、PDF版データシートをご参照ください。
Table 7-2 provides an overview for the resulting serialization factor depending on output resolution and interface mode. The output serialization factor is internally adjusted based on the interface mode setting and resolution; however, the maximum SLVDS interface output data rate of 1Gbps can not be exceeded regardless of the interface settings. Note, the DCLKIN frequency needs to be adjusted accordingly as well. For example, changing the output resolution from 14-bit to 16-bit in 2-wire mode results in DCLKIN equaling FS * 4 instead of FS * 3.5.
The programming sequence for changing the output interface and/or resolution is shown in Section 7.5.3.
Output Resolution | Interface | Serialization Factor | FCLK | DCLKIN | DCLK | Data Rate |
---|---|---|---|---|---|---|
14-bit | 2-Wire | 7x | FS/2 | FS* 3.5 | FS* 3.5 | FS* 7 |
1-Wire | 14x | FS | FS* 7 | FS* 7 | FS* 14 | |
1/2-Wire | 28x | FS | FS* 14 | FS* 14 | FS* 28 | |
16-bit | 2-Wire | 8x | FS/2 | FS* 4 | FS* 4 | FS* 8 |
1-Wire | 16x | FS | FS* 8 | FS* 8 | FS* 16 | |
1/2-Wire | 32x | FS | FS* 16 | FS* 16 | FS* 32 | |
18-bit | 2-Wire | 9x | FS/2 | FS* 4.5 | FS* 4.5 | FS* 9 |
1-Wire | 18x | FS | FS* 9 | FS* 9 | FS* 18 | |
1/2-Wire | 36x | FS | FS* 18 | FS* 18 | FS* 36 | |
20-bit | 2-Wire | 10x | FS/2 | FS* 5 | FS* 5 | FS* 10 |
1-Wire | 20x | FS | FS* 10 | FS* 10 | FS* 20 | |
1/2-Wire | 40x | FS | FS* 20 | FS* 20 | FS* 40 |