JAJSG65B September 2018 – December 2018 ADS1278-SP
PRODUCTION DATA.
The channels of the ADS1278-SP can be independently powered down by use of the PWDN inputs. To enter the power-down mode, hold the respective PWDN pin low for at least two CLK cycles. To exit power-down, return the corresponding PWDN pin high. Note that when all channels are powered down, the ADS1278-SP enters a microwatt (μW) power state where all internal biasing is disabled. In this state, the TEST[1:0] input pins must be driven; all other input pins can float. The ADS1278-SP outputs remain driven.
As shown in Figure 71 and Table 10, a maximum of 130 conversion cycles must elapse for SPI interface, and 129 conversion cycles must elapse for Frame-Sync, before reading data after exiting power-down. Data from channels already running are not affected. The user software can perform the required delay time in any of the following ways:
After powering up one or more channels, the channels are synchronized to each other. It is not necessary to use the SYNC pin to synchronize them.
When a channel is powered down in TDM data format, the data for that channel are either forced to zero (fixed-position TDM data mode) or replaced by shifting the data from the next channel into the vacated data position (dynamic-position TDM data mode).
In Discrete data format, the data are always forced to zero. When powering-up a channel in dynamic-position TDM data format mode, the channel data remain packed until the data are ready, at which time the data frame is expanded to include the just-powered channel data. See the Data Format section for details.
SYMBOL | DESCRIPTION | MIN | TYP | MAX | UNITS |
---|---|---|---|---|---|
tPWDN | PWDN pulse width to enter Power-Down mode | 2 | CLK periods | ||
tNDR | Time for new data ready (SPI) | 129 | 130 | Conversions (1/fDATA) | |
tNDR | Time for new data ready (Frame-Sync) | 128 | 129 | Conversions (1/fDATA) |