JAJSPW8E march   2011  – february 2023 ADS4222 , ADS4225 , ADS4226 , ADS4242 , ADS4245 , ADS4246

PRODUCTION DATA  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
  4. 4 Revision History
  5. 5 概要 (続き)
  6. 6 Pin Configuration and Functions
    1.     Pin Functions – LVDS Mode
    2.     Pin Functions – CMOS Mode
  7. 7 Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Recommended Operating Conditions
    4. 7.4  Thermal Information
    5. 7.5  Electrical Characteristics: ADS4246, ADS4245, ADS4242
    6. 7.6  Electrical Characteristics: ADS4226, ADS4225, ADS4222
    7. 7.7  Electrical Characteristics: General
    8. 7.8  Digital Characteristics
    9. 7.9  Timing Requirements: LVDS and CMOS Modes #GUID-C6C0701B-A11B-492F-BD6B-B774F5FE4665/SLAS6895399
    10. 7.10 Serial Interface Timing Characteristics #GUID-3852E7CE-C5B6-42F5-A56A-70AB1B981302/SBAS5097810
    11. 7.11 Reset Timing (Only When Serial Interface Is Used)
    12. 7.12 Typical Characteristics
      1. 7.12.1 ADS4246
      2. 7.12.2 ADS4245
      3. 7.12.3 ADS4242
      4. 7.12.4 ADS4226
      5. 7.12.5 ADS4225
      6. 7.12.6 ADS4222
      7. 7.12.7 General
      8. 7.12.8 Contour
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagrams
    3. 8.3 Feature Description
      1. 8.3.1 Analog Input
        1. 8.3.1.1 Drive Circuit Requirements
        2. 8.3.1.2 Driving Circuit
      2. 8.3.2 Clock Input
      3. 8.3.3 Digital Functions
      4. 8.3.4 Gain for SFDR/SNR Trade-off
      5. 8.3.5 Offset Correction
    4. 8.4 Device Functional Modes
      1. 8.4.1 Power-Down
        1. 8.4.1.1 Global Power-Down
        2. 8.4.1.2 Channel Standby
        3. 8.4.1.3 Input Clock Stop
    5. 8.5 Programming
      1. 8.5.1 47
      2. 8.5.2 Parallel Configuration Only
      3. 8.5.3 Serial Interface Configuration Only
      4. 8.5.4 Using Both Serial Interface and Parallel Controls
      5. 8.5.5 Parallel Configuration Details
      6. 8.5.6 Serial Interface Details
        1. 8.5.6.1 Register Initialization
        2. 8.5.6.2 Serial Register Readout
      7. 8.5.7 Digital Output Information
        1. 8.5.7.1 Output Interface
        2. 8.5.7.2 DDR LVDS Outputs
        3. 8.5.7.3 LVDS Buffer
        4. 8.5.7.4 Parallel CMOS Interface
        5. 8.5.7.5 CMOS Interface Power Dissipation
        6. 8.5.7.6 Multiplexed Mode of Operation
        7. 8.5.7.7 Output Data Format
    6. 8.6 Register Maps
      1. 8.6.1 64
      2. 8.6.2 Description Of Serial Registers
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Analog Input
        2. 9.2.2.2 Clock Driver
        3. 9.2.2.3 Digital Interface
        4. 9.2.2.4 SNR and Clock Jitter
      3. 9.2.3 Application Curves
    3. 9.3 Power Supply Recommendations
      1. 9.3.1 Sharing DRVDD and AVDD Supplies
      2. 9.3.2 Using DC/DC Power Supplies
      3. 9.3.3 Power Supply Bypassing
    4. 9.4 Layout
      1. 9.4.1 Layout Guidelines
        1. 9.4.1.1 Grounding
        2. 9.4.1.2 Supply Decoupling
        3. 9.4.1.3 Exposed Pad
        4. 9.4.1.4 Routing Analog Inputs
      2. 9.4.2 Layout Example
  10. 10Device and Documentation Support
    1. 10.1 Device Support
      1. 10.1.1 Device Nomenclature
    2. 10.2 Documentation Support
      1. 10.2.1 Related Documentation
    3. 10.3 サポート・リソース
    4. 10.4 商標
    5. 10.5 静電気放電に関する注意事項
    6. 10.6 用語集
  11. 11Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

7.12.5 ADS4225

At TA = 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock, 1.5-VPP differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, High-Performance Mode disabled, 0-dB gain, DDR LVDS output interface, and 32k point FFT, unless otherwise noted.

GUID-34AC4F37-447A-42D1-99BC-6421FB9B80BB-low.pngFigure 7-88 FFT for 20-MHz Input Signal
GUID-F0157FDB-E3C9-45CC-A854-86EE5EA5F5ED-low.pngFigure 7-90 FFT for Two-Tone Input Signal
GUID-ABA11710-91B8-4A59-A47F-BE9FE1E2B5FA-low.pngFigure 7-92 SNR vs Input Frequency
GUID-6687281D-26EB-4230-A4E4-EA62400F1E31-low.pngFigure 7-94 SFDR vs Gain and Input Frequency
GUID-6724A9CE-9978-493C-8440-54E8833DB8A3-low.pngFigure 7-96 Performance vs Input Amplitude
GUID-73B6AA3C-47EA-43D9-B4E2-DBA90BB61D77-low.pngFigure 7-98 SFDR vs Temperature and AVDD Supply
GUID-014F498D-C7E9-4519-AC84-C0388167F1D1-low.pngFigure 7-100 Performance vs DRVDD Supply Voltage
GUID-5271BE5D-EE5B-444B-ACDF-3892AEA22736-low.pngFigure 7-102 Performance vs Input Clock Amplitude
GUID-4EB22A2A-B85F-4769-B64B-FB854BB36143-low.pngFigure 7-89 FFT for 300-MHz Input Signal
GUID-C36CF517-2DBB-4CAF-91A9-68F1E6ED7F46-low.pngFigure 7-91 SFDR vs Input Frequency
GUID-DE667B9F-D0D9-4E2E-BB18-7C256AAC7629-low.pngFigure 7-93 SNR vs Input Frequency (CMOS)
GUID-7053C2EB-82F6-432D-9611-14879FF409DF-low.pngFigure 7-95 Performance vs Input Amplitude
GUID-7F3DA768-F81A-4174-9CDD-3F85DD32F929-low.pngFigure 7-97 Performance vs Input Common-Mode Voltage
GUID-3E2C33B8-9E39-4F7F-B8DD-DA1EA448CA21-low.pngFigure 7-99 SNR vs Temperature and AVDD Supply
GUID-84332F2F-0AB7-4511-A96D-8058C4A0867A-low.pngFigure 7-101 Performance vs Input Clock Amplitude
GUID-5133CBC8-A4D4-40EB-9F9B-3AD13AEF98B1-low.pngFigure 7-103 Performance vs Input Clock Duty Cycle