4 Revision History
Changes from B Revision (January 2013) to C Revision
-
Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.Go
Changes from A Revision (December 2012) to B Revision
-
Changed footnote for CMOS Timings at Lower Sampling FrequenciesGo
-
Changed first two sentences in Description of High-Performance Modes tableGo
-
Changed D2 and D1 bit names in address 03h of Table 10Go
-
Changed Register Address 03hGo
Changes from * Revision (December 2012) to A Revision
-
Changed product status from Product Preview to Production DataGo
-
Changed Analog Inputs, VID parameter nominal specification in Recommended Operating Conditions tableGo
-
Changed Analog Inputs, Maximum analog input frequency parameter rows in Recommended Operating conditions tableGo
-
Changed footnote 1 in Recommended Operating Conditions tableGo
-
Changed PSRR parameter test conditions in Electrical Characteristics: ADS42B49 tableGo
-
Deleted DNL and INL rows from Electrical Characteristics: ADS42B49 tableGo
-
Changed Analog Inputs, VID parameter typical specification in Electrical Characteristics: General tableGo
-
Deleted Analog Inputs, Analog input common-mode current row from Electrical Characteristics: General tableGo
-
Changed DC Accuracy, Offset error parameter typical specification in Electrical Characteristics: General tableGo
-
Changed Power Supply, IDRVDD parameter CMOS interface row in Electrical Characteristics: General tableGo
-
Changed Power Supply, Digital power, CMOS interface parameter typical specification in Electrical Characteristics: General tableGo
-
Changed tJ parameter typical specification in Timing Requirements tableGo
-
Deleted Wakeup time maximum specifications in Timing Requirements tableGo
-
Changed footnote 1 in Timing Requirements tableGo
-
Changed ADC latency, default after reset typical specification in Timing Requirements tableGo
-
Changed ADC latency parameter typical specification in Timing Requirements tableGo
-
Added tPDI specifications to Timing Requirements tableGo
-
Updated Figure 40Go
-
Updated Figure 41Go
-
Filled in TBD in Theory of Operation sectionGo
-
Changed description of Multiplexed Mode of Operation sectionGo
-
Changed first column of (5 / 8) AVDD row in Table 7Go
-
Changed sixth row in Table 8Go
-
Changed CTRL1, CTRL2, and CTRL3 control mode description in Table 9Go
-
Changed third paragraph in the Serial Register Readout sectionGo
-
Added Analog Input sectionGo
-
Changed description of Driving Circuit sectionGo
-
Added Figure 54 to Drive Circuit Requirements sectionGo