JAJSD74E February 2016 – August 2022 ADS8681 , ADS8685 , ADS8689
PRODUCTION DATA
This register contains the output alarm flags (active and tripped) for the input and AVDD alarm.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
Reserved | |||||||||||||||
R-0000h | |||||||||||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
ACTIVE_VDD_L_FLAG | ACTIVE_VDD_H_FLAG | Reserved | ACTIVE_IN_L_ FLAG | ACTIVE_IN_H_ FLAG | Reserved | TRP_ VDD_L_ FLAG | TRP_ VDD_H_ FLAG | TRP_IN_L_FLAG | TRP_IN_H_FLAG | Reserved | OVW_ ALARM | ||||
R-0b | R-0b | R-00b | R-0b | R-0b | R-00b | R-0b | R-0b | R-0b | R-0b | R-000b | R-0b |
LEGEND: R = Read only; -n = value after reset; -0, -1 = Condition after application reset; -<0>, -<1> = Condition after power-on reset | |||
Address for bits 7-0 = 20h | Address for bits 15-8 = 21h | Address for bits 23-16 = 22h | Address for bits 31-24 = 23h |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31-16 | Reserved | R | 0000h | Reserved. Reads return 0000h. |
15 | ACTIVE_VDD_L_FLAG | R | 0b | Active ALARM output flag for low AVDD voltage. 0b = No ALARM condition 1b = ALARM condition exists |
14 | ACTIVE_VDD_H_FLAG | R | 0b | Active ALARM output flag for high AVDD voltage. 0b = No ALARM condition 1b = ALARM condition exists |
13-12 | Reserved | R | 00b | Reserved. Reads return 00b. |
11 | ACTIVE_IN_L_FLAG | R | 0b | Active ALARM output flag for low input voltage. 0b = No ALARM condition 1b = ALARM condition exists |
10 | ACTIVE_IN_H_FLAG | R | 0b | Active ALARM output flag for high input voltage. 0b = No ALARM condition 1b = ALARM condition exists |
9-8 | Reserved | R | 00b | Reserved. Reads return 00b. |
7 | TRP_VDD_L_FLAG | R | 0b | Tripped ALARM output flag for low AVDD voltage. 0b = No ALARM condition 1b = ALARM condition exists |
6 | TRP_VDD_H_FLAG | R | 0b | Tripped ALARM output flag for high AVDD voltage. 0b = No ALARM condition 1b = ALARM condition exists |
5 | TRP_IN_L_FLAG | R | 0b | Tripped ALARM output flag for low input voltage. 0b = No ALARM condition 1b = ALARM condition exists |
4 | TRP_IN_H_FLAG | R | 0b | Tripped ALARM output flag for high input voltage. 0b = No ALARM condition 1b = ALARM condition exists |
3-1 | Reserved | R | 000b | Reserved. Reads return 000b. |
0 | OVW_ALARM | R | 0b | Logical OR outputs all tripped ALARM flags. 0b = No ALARM condition 1b = ALARM condition exists |