JAJSQP6B December   2022  – March 2024 BQ25758

PRODUCTION DATA  

  1.   1
  2. 1 特長
  3. 2 アプリケーション
  4. 3 概要
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information
    5. 5.5 Electrical Characteristics
    6. 5.6 Timing Requirements
    7. 5.7 Typical Characteristics
  7. 6 Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagram
    3. 6.3 Feature Description
      1. 6.3.1 Device Power-On-Reset
      2. 6.3.2 Device Power-Up From Battery Without Input Source
      3. 6.3.3 Device Power Up from Input Source
        1. 6.3.3.1 VAC Operating Window Programming (ACUV and ACOV)
        2. 6.3.3.2 MODE Pin Configuration
        3. 6.3.3.3 REGN Regulator (REGN LDO)
        4. 6.3.3.4 Compensation-Free Buck-Boost Converter Operation
          1. 6.3.3.4.1 Light-Load Operation
        5. 6.3.3.5 Switching Frequency and Synchronization (FSW_SYNC)
        6. 6.3.3.6 Device HIZ Mode
      4. 6.3.4 Power Management
        1. 6.3.4.1 Output Voltage Programming (VOUT_REG)
        2. 6.3.4.2 Output Current Programming (IOUT pin and IOUT_REG)
        3. 6.3.4.3 Dynamic Power Management: Input Voltage and Input Current Regulation
          1. 6.3.4.3.1 Input Current Regulation
            1. 6.3.4.3.1.1 IIN Pin
          2. 6.3.4.3.2 Input Voltage Regulation
        4. 6.3.4.4 Bypass Mode
      5. 6.3.5 Bidirectional Power Flow and Programmability
      6. 6.3.6 Integrated 16-Bit ADC for Monitoring
      7. 6.3.7 Status Outputs (PG, STAT and INT)
        1. 6.3.7.1 Power Good Indicator (PG)
        2. 6.3.7.2 Interrupt to Host (INT)
      8. 6.3.8 Protections
        1. 6.3.8.1 Voltage and Current Monitoring
          1. 6.3.8.1.1 VAC Over-voltage Protection (VAC_OVP)
          2. 6.3.8.1.2 VAC Under-voltage Protection (VAC_UVP)
          3. 6.3.8.1.3 Reverse Mode Over-voltage Protection (REV_OVP)
          4. 6.3.8.1.4 Reverse Mode Under-voltage Protection (REV_UVP)
          5. 6.3.8.1.5 DRV_SUP Under-voltage and Over-voltage Protection (DRV_OKZ)
          6. 6.3.8.1.6 REGN Under-voltage Protection (REGN_OKZ)
        2. 6.3.8.2 Thermal Shutdown (TSHUT)
      9. 6.3.9 Serial Interface
        1. 6.3.9.1 Data Validity
        2. 6.3.9.2 START and STOP Conditions
        3. 6.3.9.3 Byte Format
        4. 6.3.9.4 Acknowledge (ACK) and Not Acknowledge (NACK)
        5. 6.3.9.5 Target Address and Data Direction Bit
        6. 6.3.9.6 Single Write and Read
        7. 6.3.9.7 Multi-Write and Multi-Read
    4. 6.4 Device Functional Modes
      1. 6.4.1 Host Mode and Default Mode
      2. 6.4.2 Register Bit Reset
    5. 6.5 BQ25758 Registers
  8. 7 Application and Implementation
    1. 7.1 Application Information
    2. 7.2 Typical Applications
      1. 7.2.1 Typical Application (Buck-Boost configuration)
        1. 7.2.1.1 Design Requirements
        2. 7.2.1.2 Detailed Design Procedure
          1. 7.2.1.2.1 ACUV / ACOV Input Voltage Operating Window Programming
          2. 7.2.1.2.2 Switching Frequency Selection
          3. 7.2.1.2.3 Inductor Selection
          4. 7.2.1.2.4 Input (VAC) Capacitor
          5. 7.2.1.2.5 Output (VBAT) Capacitor
          6. 7.2.1.2.6 Sense Resistor (RAC_SNS and RBAT_SNS) and Current Programming
          7. 7.2.1.2.7 Converter Fast Transient Response
        3. 7.2.1.3 Application Curves
      2. 7.2.2 Typical Application (Buck-only configuration)
        1. 7.2.2.1 Design Requirements
  9. 8 Power Supply Recommendations
  10. 9 Layout
    1. 9.1 Layout Guidelines
    2. 9.2 Layout Example
  11. 10Device and Documentation Support
    1. 10.1 Device Support
      1. 10.1.1 サード・パーティ製品に関する免責事項
    2. 10.2 ドキュメントの更新通知を受け取る方法
    3. 10.3 サポート・リソース
    4. 10.4 Trademarks
    5. 10.5 静電気放電に関する注意事項
    6. 10.6 用語集
  12. 11Revision History
  13. 12Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

5.5 Electrical Characteristics

VAC = ACP = ACN = SYS = SRP = SRN = 28V, TJ = -40°C to +125°C, and TJ = 25°C for typical values (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
QUIESCENT CURRENTS
IQ_VAC Quiescent input current (IVAC) Not switching 0.75 1 mA
IQ_REV Quiescent battery current in Reverse mode (ISRN + ISRP) Not switching 0.75 1 mA
VAC / BAT POWER UP
VVAC_OP VAC operating range 4.2 60 V
VVAC_OK VAC converter enable threshold VAC rising, no battery 4.2 V
VVAC_OKZ VAC converter disable threshold VAC falling, no battery 3.5 V
VREF_ACUV ACUV comparator threshold to enter VAC_UVP VACUV falling 1.095 1.1 1.106 V
VREF_ACUV_HYS ACUV comparator threshold hysteresis VACUV rising 50 mV
VVAC_INT_OV VAC internal threshold to enter VAC_OVP IN rising 66 V
VVAC_INT_OVZ VAC internal thresholds to exit VAC_OVP IN falling 63 V
VREF_ACOV ACOV comparator threshold to enter VAC_OVP VACOV rising 1.184 1.2 1.206 V
VREF_ACOV_HYS ACOV comparator threshold hysteresis VACOV falling 50 mV
OUTPUT VOLTAGE REGULATION
VOUT_REG_RANGE Output voltage regulation range 3.3 60 V
VOUT_REG_ACC I2C setting output voltage regulation accuracy VOUT_REG = 0x0960 48 V
-2 2 %
VOUT_REG = 0x0578 28 V
-2 2 %
VOUT_REG_ACC I2C setting output voltage regulation accuracy VOUT_REG = 0x02EE 15 V
-2 2 %
VOUT_REG = 0x00FA 5 V
-2 2 %
OUTPUT CURRENT REGULATION
IOUT_REG_RANGE Output current regulation range 0.4 20 A
IOUT_REG_ACC I2C setting output current regulation accuracy ROUT_SNS = 5mΩ, VOUT = 12V, 36V, 55V. IOUT_REG = 0x012C 15 A
–3 3 %
ROUT_SNS = 5mΩ, VOUT = 12V, 36V, 55V. IOUT_REG = 0x0064 5 A
–3 3 %
ROUT_SNS = 5mΩ, VOUT = 12V, 36V, 55V. IOUT_REG = 0x0028 2 A
–5 5 %
KIOUT Hardware output current limit set factor (Amperes of output current per kΩ on IOUT pin) ROUT_SNS = 5mΩ, RIOUT = 10kΩ, 5kΩ, and 3.33kΩ 48 50 52 A x kΩ
VREF_IOUT IOUT pin voltage when IOUT pin is in regulation 2.0 V
INPUT CURRENT REGULATION
IIREG_DPM_ACC I2C setting input current regulation accuracy in forward mode RAC_SNS = 2mΩ, IAC_DPM = 0x00A0 20 A
–3 3 %
RAC_SNS = 2mΩ, IAC_DPM = 0x0050 10 A
–4 4 %
RAC_SNS = 2mΩ, IAC_DPM = 0x0028 5.0 A
–7 7 %
KILIM Hardware input current limit set factor (Amperes of input current per kΩ on ILIM_HIZ pin) RAC_SNS = 2mΩ, RILIM = 5kΩ, 2.5kΩ, and 1.67kΩ 48 50 52 A x kΩ
VREF_ILIM_HIZ ILIM_HIZ pin voltage when ILIM_HIZ pin is in regulation 2.0 V
VIH_ILIM_HIZ ILIM_HIZ input high threshold to enter HIZ mode VILIM_HIZ rising 3.7 V
INPUT VOLTAGE REGULATION
VVREG_DPM_RANGE Input voltage DPM regulation range 4.2 60 V
VVREG_DPM_ACC I2C setting input voltage regulation accuracy VAC_DPM = 0x076C 38 V
–2 2 %
VVREG_DPM_ACC I2C setting input voltage regulation accuracy in forward mode  VAC_DPM = 0x04E2 25 V
–2 2 %
VAC_DPM = 0x03B6 19 V
–2 2 %
VACUV_DPM ACUV pin voltage when in VDPM regulation 1.198 1.210 1.222 V
REVERSE MODE VOLTAGE REGULATION
VREV_RANGE VAC Voltage regulation range in Reverse mode 3.3 60 V
VREV_ACC Voltage regulation accuracy in Reverse mode VAC_REV = 0x0960 48 V
–2 2 %
VAC_REV = 0x0578 28 V
–2 2 %
VREV_ACC VAC Voltage regulation accuracy in Reverse mode VAC_REV = 0x02EE 15 V
–2 2 %
VAC_REV = 0x00FA 5 V
–2 2 %
REVERSE MODE CURRENT REGULATION
IIREV_ACC Input current regulation accuracy in Reverse mode RAC_SNS = 2mΩ, IAC_REV = 0x00A0 20 A
–3.5 3.5 %
RAC_SNS = 2mΩ, IAC_REV = 0x0028 5.0 A
–5.5 5.5 %
MULTI-LEVEL CURRENT LIMIT (OVERLOAD MODE)
ILIM2 Temporary higher current limit for IIN or IOUT. Percentage above the IAC_REG or IOUT_REG register values. ILIM2 duration is tOVLD EN_OVLD = 1 and OVLD_ILIM2 = 0 150 %
EN_OVLD = 1 and OVLD_ILIM2 = 1 200 %
ILIM3 Maximum temporary current limit for IIN or IOUT. ILIM3 duration is t3L_OVLD Absolute maximum current limit across 5mΩ RAC_SNS and/or 5mΩ ROUT_SNS. EN_OVLD_3L = 1 and EN_OVLD = 1 20 A
ILIM2_IIN Temporary higher current limit for IIN. Percentage above the IAC_REG register value EN_OVLD = 1 and OVLD_ILIM2 = 0 150 %
EN_OVLD = 1 and OVLD_ILIM2 = 1 200 %
ILIM2_IOUT Temporary higher current limit for IOUT. Percentage above the IOUT_REG register value
EN_OVLD = 1 and OVLD_ILIM2 = 0
 		 150 %

EN_OVLD = 1 and OVLD_ILIM2 = 1
 		 200 %
IBYPASS_OCP Bypass mode over-current threshold ROUT_SNS = 5mΩ,  VSRP - VSRN rising, IOUT_REG = 5A 4.5 5 5.5 A
THERMAL SHUTDOWN
TSHUT Thermal shutdown rising threshold Temperature increasing 150 °C
Thermal shutdown falling threshold Temperature decreasing 135 °C
REGN REGULATOR AND GATE DRIVE SUPPLY (DRV_SUP)
VREGN REGN LDO output voltage IREGN = 20mA 4.8 5 5.2 V
VAC = 5V, IREGN = 20mA 4.35 4.6 V
IREGN REGN LDO current limit VREGN = 4.5V 70 mA
VREGN_OK REGN OK threshold to allow switching REGN rising 3.55 V
VDRV_UVPZ DRV_SUP under-voltage threshold to allow switching DRV_SUP rising 3.7 V
VDRV_OVP DRV_SUP over-voltage threshold to disable switching DRV_SUP rising 12.8 13.2 13.6 V
SWITCHING FREQUENCY AND SYNC
fSW Switching Frequency RFSW_SYNC = 133kΩ 212 250 288 kHz
RFSW_SYNC = 50kΩ 425 500 575 kHz
VIH_SYNC FSW_SYNC input high threshold 1.3 V
VIL_SYNC FSW_SYNC input low threshold 0.4 V
PWSYNC FSW_SYNC input pulse width 80 ns
PWM DRIVERS
RHIDRV1_ON Buck side high-side turnon resistance VBTST1 - VSW1 = 5V 3.4 Ω
RHIDRV1_OFF Buck side high-side turnoff resistance VBTST1 - VSW1 = 5V 1.0 Ω
VBTST1_REFRESH Bootstrap refresh comparator threshold voltage BTST1 falling, VBTST1 - VSW1 when low-side refresh pulse is requested 2.7 3.1 3.9 V
RLODRV1_ON Buck side low-side turnon resistance VREGN = 5V 3.4 Ω
RLODRV1_OFF Buck side low-side turnoff resistance VREGN = 5V 1.0 Ω
tDT1 Buck side dead time, both edges 45 ns
RHIDRV2_ON Boost side high-side turnon resistance VBTST2 - VSW2 = 5V 3.4 Ω
RHIDRV2_OFF Boost side high-side turnoff resistance VBTST2 - VSW2 = 5V 1.0 Ω
VBTST2_REFRESH Bootstrap refresh comparator threshold voltage BTST2 falling, VBTST2 - VSW2 when low-side refresh pulse is requested 2.7 3.1 3.9 V
RLODRV2_ON Boost side low-side turnon resistance VREGN = 5V 3.4 Ω
RLODRV2_OFF Boost side low-side turnoff resistance VREGN = 5V 1.0 Ω
tDT2 Boost side dead time, both edges  45 ns
ANALOG-TO-DIGITAL CONVERTER (ADC)
tADC_CONV Conversion-time, each measurement ADC_SAMPLE[1:0] = 00 24 ms
ADC_SAMPLE[1:0] = 01 12 ms
ADC_SAMPLE[1:0] = 10 6 ms
ADCRES Effective resolution ADC_SAMPLE[1:0] = 00 14 15 bits
ADC_SAMPLE[1:0] = 01 13 14 bits
ADC_SAMPLE[1:0] = 10 12 13 bits
ADC MEASUREMENT RANGE AND LSB
IAC_ADC Input current ADC reading (positive or negative) Range with 2mΩ RAC_SNS –50000 50000 mA
LSB with 2mΩ RAC_SNS 2 mA
IOUT_ADC Output current ADC reading (positive or negative) Range with 5mΩ RBAT_SNS –20000 20000 mA
LSB with 5mΩ RBAT_SNS 2 mA
VAC_ADC Input voltage ADC reading Range 0 65534 mV
LSB 2 mV
VOUT_ADC VO_SNS voltage ADC reading Range 0 65534 mV
LSB 2 mV
TSADC TS voltage ADC reading, as percentage of REGN Range 0 99.9 %
LSB 0.098 %
I2C INTERFACE (SCL, SDA)
VIH Input high threshold level 1.3 V
VIL Input low threshold level 0.4 V
VOL Output low threshold level Sink current = 5mA 0.4 V
IIN_BIAS High-level leakage current Pull up rail 3.3V 1 µA
LOGIC I/O PIN (CE, PG, STAT)
VIH Input high threshold level (CE) 1.3 V
VOL Output low threshold level (CE, PG, STAT) Sink current = 5mA 0.4 V
VIL Input low threshold level (CE) 0.4 V
IOUT_BIAS High-level leakage current (CE, PG, STAT) Pull up rail 3.3V 1 µA