JAJSU42A April   2022  – April 2024 BQ76922

PRODUCTION DATA  

  1.   1
  2. 1 特長
  3. 2 アプリケーション
  4. 3 概要
  5. 4 Device Comparison Table
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information BQ76922
    5. 6.5  Supply Current
    6. 6.6  Digital I/O
    7. 6.7  LD Pin
    8. 6.8  Precharge (PCHG) and Predischarge (PDSG) FET Drive
    9. 6.9  FUSE Pin Functionality
    10. 6.10 REG18 LDO
    11. 6.11 REG0 Pre-regulator
    12. 6.12 REG1 LDO
    13. 6.13 Voltage References
    14. 6.14 Coulomb Counter
    15. 6.15 Coulomb Counter Digital Filter (CC1)
    16. 6.16 Current Measurement Digital Filter (CC2)
    17. 6.17 Current Wake Detector
    18. 6.18 Analog-to-Digital Converter
    19. 6.19 Cell Balancing
    20. 6.20 Cell Open Wire Detector
    21. 6.21 Internal Temperature Sensor
    22. 6.22 Thermistor Measurement
    23. 6.23 Internal Oscillators
    24. 6.24 High-side NFET Drivers
    25. 6.25 Comparator-Based Protection Subsystem
    26. 6.26 Timing Requirements – I2C Interface, 100kHz Mode
    27. 6.27 Timing Requirements – I2C Interface, 400kHz Mode
    28. 6.28 Timing Requirements – HDQ Interface
    29. 6.29 Interface Timing Diagrams
    30. 6.30 Typical Characteristics
  8. 7 Detailed Description
    1. 7.1  Overview
    2. 7.2  Functional Block Diagram
    3. 7.3  Diagnostics
    4. 7.4  Device Configuration
      1. 7.4.1 Commands and Subcommands
      2. 7.4.2 Configuration Using OTP or Registers
      3. 7.4.3 Device Security
      4. 7.4.4 Scratchpad Memory
    5. 7.5  Measurement Subsystem
      1. 7.5.1  Voltage Measurement
        1. 7.5.1.1 Voltage Measurement Schedule
        2. 7.5.1.2 Using VC Pins for Cells Versus Interconnect
        3. 7.5.1.3 Cell 1 Voltage Validation During SLEEP Mode
      2. 7.5.2  General Purpose ADCIN Functionality
      3. 7.5.3  Coulomb Counter and Digital Filters
      4. 7.5.4  Synchronized Voltage and Current Measurement
      5. 7.5.5  Internal Temperature Measurement
      6. 7.5.6  Thermistor Temperature Measurement
      7. 7.5.7  Factory Trim of Voltage ADC
      8. 7.5.8  Voltage Calibration (ADC Measurements)
      9. 7.5.9  Voltage Calibration (COV and CUV Protections)
      10. 7.5.10 Current Calibration
      11. 7.5.11 Temperature Calibration
    6. 7.6  Primary and Secondary Protection Subsystems
      1. 7.6.1 Protections Overview
      2. 7.6.2 Primary Protections
      3. 7.6.3 Secondary Protections
      4. 7.6.4 High-Side NFET Drivers
      5. 7.6.5 Protection FETs Configuration and Control
        1. 7.6.5.1 FET Configuration
        2. 7.6.5.2 PRECHARGE and PREDISCHARGE Modes
      6. 7.6.6 Load Detect Functionality
    7. 7.7  Device Hardware Features
      1. 7.7.1  Voltage References
      2. 7.7.2  ADC Multiplexer
      3. 7.7.3  LDOs
        1. 7.7.3.1 Preregulator Control
        2. 7.7.3.2 REG1 LDO Control
      4. 7.7.4  Standalone Versus Host Interface
      5. 7.7.5  Multifunction Pin Controls
      6. 7.7.6  RST_SHUT Pin Operation
      7. 7.7.7  CFETOFF, DFETOFF, and BOTHOFF Pin Functionality
      8. 7.7.8  ALERT Pin Operation
      9. 7.7.9  Fuse Drive
      10. 7.7.10 Cell Open Wire
      11. 7.7.11 Low Frequency Oscillator
      12. 7.7.12 High Frequency Oscillator
    8. 7.8  Device Functional Modes
      1. 7.8.1 Overview
      2. 7.8.2 NORMAL Mode
      3. 7.8.3 SLEEP Mode
      4. 7.8.4 DEEPSLEEP Mode
      5. 7.8.5 SHUTDOWN Mode
      6. 7.8.6 CONFIG_UPDATE Mode
    9. 7.9  Serial Communications Interface
      1. 7.9.1 Serial Communications Overview
      2. 7.9.2 I2C Communications
      3. 7.9.3 HDQ Communications
    10. 7.10 Cell Balancing
      1. 7.10.1 Cell Balancing Overview
  9. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Applications
      1. 8.2.1 Design Requirements (Example)
      2. 8.2.2 Detailed Design Procedure
      3. 8.2.3 Application Performance Plot
      4. 8.2.4 Calibration Process
    3. 8.3 Random Cell Connection Support
    4. 8.4 Startup Timing
    5. 8.5 FET Driver Turn-Off
    6. 8.6 Unused Pins
  10. 9 Power Supply Requirements
  11. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  12. 11Device and Documentation Support
    1. 11.1 サード・パーティ製品に関する免責事項
    2. 11.2 Documentation Support
    3. 11.3 Trademarks
    4. 11.4 静電気放電に関する注意事項
    5. 11.5 用語集
  13. 12Revision History
  14. 13Mechanical, Packaging, Orderable Information

パッケージ・オプション

デバイスごとのパッケージ図は、PDF版データシートをご参照ください。

メカニカル・データ（パッケージ｜ピン）
  • RSN|32
サーマルパッド・メカニカル・データ
発注情報

6.30 Typical Characteristics

GUID-20210106-CA0I-S1LT-JKK2-VMPLWW02RN5M-low.svg
Figure 6-3 Cell Voltage Measurement Error at 25°C Across Input Range
GUID-20210106-CA0I-QQ4T-KFJQ-GKGHGJWXRMZV-low.svg
Figure 6-5 Cell Voltage Measurement Error vs Temperature with Cell Voltage = 2.5 V
GUID-20210106-CA0I-HZ7L-FPLB-NWNLKPH8KWGT-low.svg
Figure 6-7 Cell Voltage Measurement Error vs Temperature with Cell Voltage = 4.5 V
GUID-95CCF6CC-E6A6-40B6-9B00-42931FD59D6A-low.svg
Error in measurement of differential voltage between SRP and SRN pins.
Figure 6-9 Current Measurement Error vs Temperature
GUID-1698951F-896B-4C04-828A-9D4C92D6DBCF-low.svg
Figure 6-11 Internal Temperature Sensor (Delta VBE) Voltage vs Temperature
GUID-091B123B-4A72-4589-B11A-2223F6381226-low.svg
Figure 6-13 High Frequency Oscillator (HFO) Accuracy vs Temperature
GUID-2706ED8B-23B1-4242-93FF-65943B12BB7C-low.svg
Figure 6-15 Overcurrent in Charge Protection (OCC) Threshold vs Temperature
GUID-20210106-CA0I-LNX9-Q4KP-4ZJPVQT638C6-low.svg
Figure 6-17 Cell Balancing Resistance vs Cell Common-mode Voltage at 25°C
GUID-6102761F-7783-4BA5-B8CE-8B1282D42A8F-low.svg
Figure 6-19 Thermistor Pullup Resistance vs Temperature (18-kΩ Setting)
GUID-D4830808-218C-4F72-9F3C-0B92D3A8A1CD-low.svg
Error calculated as percentage of nominal gain across ±200-mV input range
Figure 6-21 Coulomb Counter Gain Error vs Temperature
GUID-20210106-CA0I-DXF9-LBVS-2JGFGBJBWJSV-low.svg
Figure 6-23 REG18 Voltage vs Temperature
GUID-20210106-CA0I-5253-XHJQ-Z5XQXLHGTBLN-low.svg
Figure 6-25 BAT Current in NORMAL Mode vs Temperature
GUID-20210106-CA0I-DT2F-TF8J-FTSDZTQPH454-low.svg
Figure 6-27 BAT Current in SLEEP2 (SRC Follower) Mode vs Temperature
GUID-20210106-CA0I-BBWB-F3SB-R81FP14SC2KN-low.svg
Figure 6-4 Cell Voltage Measurement Error vs Temperature with Cell Voltage = 1.5 V
GUID-20210106-CA0I-C2C5-PSG1-PHPZ7R16PJSS-low.svg
Figure 6-6 Cell Voltage Measurement Error vs Temperature with Cell Voltage = 3.5 V
GUID-20210106-CA0I-JR8C-RQC8-DNR5X85LKMZW-low.svg
Figure 6-8 Cell Voltage Measurement Error vs Temperature with Cell Voltage = 5.5 V
GUID-189ADF8A-3B14-46F0-9640-223E526352C2-low.gif
Figure 6-10 Internal Voltage References vs Temperature (VREF1 and VREF2)
GUID-F395BE44-6927-4956-8ACF-6065001A7C0A-low.svg
LFO measured in FULL SPEED mode (262 kHz)
Figure 6-12 Low Frequency Oscillator (LFO) Accuracy vs Temperature
GUID-56ECB270-D6C0-4253-BC46-EA7718030616-low.gif
Figure 6-14 Overcurrent in Discharge Protection 1 (OCD1) Threshold vs Temperature
GUID-20210106-CA0I-LVXL-VD1H-MQ3GHW466GB5-low.svg
Figure 6-16 Cell Balancing Resistance vs Temperature
GUID-BD02A958-E436-4528-9116-F9A9FC7A44F9-low.svg
Figure 6-18 REG1 Voltage vs Load at 25°C
GUID-3FA135D8-E103-43F4-B232-1110FBF109C5-low.svg
Figure 6-20 Thermistor Pullup Resistance vs Temperature (180-kΩ Setting)
GUID-2DADA53F-FE1B-4E9F-A220-E52BC22922E8-low.svg
Figure 6-22 LD Wake Voltage vs Temperature
GUID-20210106-CA0I-JKNM-K5SR-9ZV36VRX709S-low.svg
Measurements taken using external BJT
Figure 6-24 REGIN Voltage vs BAT Voltage
GUID-20210106-CA0I-3PZZ-C9MH-K7PFP99KNKNV-low.svg
Figure 6-26 BAT Current in SHUTDOWN Mode vs Temperature
GUID-20210106-CA0I-4HXQ-3RNX-QHF8L2CP73LF-low.svg
Figure 6-28 BAT Current in DEEPSLEEP2 (No LFO) Mode vs Temperature