JAJSML8 October 2020 DAC43401-Q1 , DAC53401-Q1
PRODUCTION DATA
The DACx3401-Q1 contain nonvolatile memory (NVM) bits. These memory bits are user programmable and erasable, and retain the set values in the absence of a power supply. All the register bits, as shown in Table 8-1, can be stored in the device NVM by setting NVM_PROG = 1 (address D3h). The NVM_BUSY bit (address D0h) is set to 1 by device when a NVM write or reload operation is ongoing. During this time, the device blocks all write operations to the device. The NVM_BUSY bit is set to 0 after the write or reload operation is complete; at this point, all write operations to the device are allowed. The default value for all the registers in the DACx3401-Q1 is loaded from NVM as soon as a POR event is issued. Do not perform a read operation from the DAC register while NVM_BUSY = 1.
REGISTER ADDRESS | REGISTER NAME | BIT ADDRESS | BIT NAME |
---|---|---|---|
D1h | GENERAL_CONFIG | 15:14 | FUNC_CONFIG |
13 | DEVICE_LOCK | ||
11:9 | CODE_STEP | ||
8:5 | SLEW_RATE | ||
4:3 | DAC_PDN | ||
2 | REF_EN | ||
1:0 | DAC_SPAN | ||
D3h | TRIGGER | 8 | START_FUNC_GEN |
10h | DAC_DATA | 11:2 | DAC_DATA |
25h | DAC_MARGIN_HIGH | 11:4 | MARGIN_HIGH (8 most significant bits) |
26h | DAC_MARGIN_LOW | 11:4 | MARGIN_LOW (8 most significant bits) |
The DACx3401-Q1 also implement NVM_RELOAD bit (address D3h). Set this bit to 1 for the device to start an NVM reload operation. After the operation is complete, the device autoresets this bit to 0. During the NVM_RELOAD operation, the NVM_BUSY bit is set to 1.