JAJSE78C August 2017 – January 2019 DAC60504 , DAC70504 , DAC80504
PRODUCTION DATA.
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|
STATIC PERFORMANCE(1) | ||||||
Resolution | DAC80504 | 16 | Bits | |||
DAC70504 | 14 | |||||
DAC60504 | 12 | |||||
INL | Integral nonlinearity | DAC80504 | ±0.5 | ±1 | LSB | |
DAC70504 | ±0.5 | ±1 | ||||
DAC60504 | ±0.5 | ±1 | ||||
DNL | Differential nonlinearity | DAC80504, specified 16-bit monotonic | ±0.5 | ±1 | LSB | |
DAC70504, specified 14-bit monotonic | ±0.5 | ±1 | ||||
DAC60504, specified 12-bit monotonic | ±0.5 | ±1 | ||||
TUE | Total unadjusted error | ±0.05 | ±0.1 | %FSR | ||
Offset error | ±0.75 | ±1.5 | mV | |||
Zero-code error | DAC code = zero scale | 0.5 | 1.5 | mV | ||
Full-scale error | ±0.05 | ±0.1 | %FSR | |||
Gain error | ±0.05 | ±0.1 | %FSR | |||
Offset error drift | ±1 | µV/°C | ||||
Zero-code error drift | ±2 | µV/°C | ||||
Full-scale error drift | ±2 | ppm of FSR/°C | ||||
Gain error drift | ±1 | ppm of FSR/°C | ||||
Output voltage drift over time | TA = 25°C, DAC code = midscale, 1600 hours | 20 | ppm of FSR | |||
OUTPUT CHARACTERISTICS | ||||||
Voltage range | Gain = 2 (BUFF-GAIN = 1, REF-DIV = 0) | 0 | 2 × VREF | V | ||
Gain = 1 (BUFF-GAIN = 1, REF-DIV = 1) | 0 | VREF | ||||
Gain = ½ (BUFF-GAIN = 0, REF-DIV = 1) | 0 | ½ × VREF | ||||
Output voltage headroom | to GND or VDD (unloaded) | 0.004 | V | |||
to GND or VDD (–5 mA ≤ IOUT ≤ 5 mA) | 0.15 | |||||
to GND or VDD (–10 mA ≤ IOUT ≤ 10 mA) | 0.3 | |||||
to GND or VDD (–20 mA ≤ IOUT ≤ 20 mA) | 0.5 | |||||
Short circuit current(2) | DAC code = full scale, output shorted to GND | 30 | mA | |||
DAC code = zero scale, output shorted to VDD | 35 | |||||
Load regulation | DAC code = midscale, -10 mA ≤ IOUT ≤ 10 mA | 85 | µV/mA | |||
Maximum capacitive load(3) | RLOAD = ∞ | 0 | 2 | nF | ||
RLOAD = 2 kΩ | 0 | 10 | ||||
DC output impedance | DAC code = midscale | 0.085 | Ω | |||
DAC code at GND or VDD | 15 | |||||
DYNAMIC PERFORMANCE | ||||||
Output voltage settling time | ¼ to ¾ scale and ¾ to ¼ scale settling time to ±2 LSB, VDD = 5.5 V, VREFIN = 2.5 V, gain = 2 | 5 | µs | |||
Slew rate | VDD = 5.5 V, VREFIN = 2.5 V, gain = 2 | 1.8 | V/µs | |||
Power-up time | DACx-PWDWN 1 to 0 transition, DAC code = full scale, VDD = 5.5 V, VREFIN = 2.5 V, gain = 2(4) | 12 | µs | |||
Power-up glitch magnitude | DAC code = zero scale, VDD = 5.5 V, VREFIN = 2.5 V, gain = 2. CLOAD = 50 pF | 25 | mV | |||
Output noise | 0.1 Hz to 10 Hz, DAC code = midscale, VDD = 5.5 V, VREFIN = 2.5 V, gain = 2 | 14 | µVPP | |||
Output noise density | 1 kHz, DAC code = midscale, VDD = 5.5 V, VREFIN = 2.5 V, gain = 2 | 78 | nV/√Hz | |||
10 kHz, DAC code = midscale, VDD = 5.5 V, VREFIN = 2.5 V, gain = 2 | 74 | |||||
1 kHz, DAC code = full scale, VDD = 5.5 V, VREFIN = 2.5 V, gain = 1 | 55 | |||||
10 kHz, DAC code = full scale, VDD = 5.5 V, VREFIN = 2.5 V, gain = 1 | 50 | |||||
AC PSRR | DAC code = midscale, frequency = 60 Hz,
amplitude = 200 mVPP superimposed on VDD |
85 | dB | |||
DC PSRR | DAC code = midscale, VDD = 5 V ± 10% | 10 | µV/V | |||
Code change glitch impulse | 1 LSB change around major carrier | 4 | nV-s | |||
Channel-to-channel ac crosstalk | DAC code = midscale. Code 32 to full-scale swing on adjacent channel | 0.2 | nV-s | |||
Channel-to-channel dc crosstalk | Measured channel at midscale, adjacent channel at full scale | 5 | µV | |||
Measured channel at midscale, all other channels at full scale | 10 | |||||
Digital feedthrough | DAC code = midscale. fSCLK = 1 MHz, SDO disabled | 0.1 | nV-s | |||
EXTERNAL REFERENCE INPUT | ||||||
Reference input current | VREFIN = 2.5 V | 25 | µA | |||
Reference input impedance | 100 | kΩ | ||||
Reference input capacitance | 5 | pF | ||||
INTERNAL REFERENCE | ||||||
VREFOUT | Reference output voltage | TA = 25°C | 2.495 | 2.5 | 2.505 | V |
Reference output drift | 2 | 5 | ppm/°C | |||
Reference output impedance | 0.1 | Ω | ||||
Reference output noise | 0.1 Hz to 10 Hz | 15 | µVPP | |||
Reference output noise density | 10 kHz, REFLOAD = 10 nF | 130 | nV/√Hz | |||
Reference load current | ±5 | mA | ||||
Reference load regulation | Source and sink | 100 | µV/mA | |||
Reference line regulation | 20 | µV/V | ||||
Reference output drift over time | TA = 25°C, 1600 hours | 4.8 | ppm | |||
Reference thermal hysteresis | First cycle | 50 | ppm | |||
Additional cycle | 18 | |||||
DIGITAL INPUTS | ||||||
VIH | High-level input voltage | 0.7 × VIO | V | |||
VIL | Low-level input voltage | 0.3 × VIO | V | |||
Input current | ±2 | µA | ||||
Input pin capacitance | 2 | pF | ||||
DIGITAL OUTPUTS | ||||||
VOH | High-level output voltage | ILOAD = 0.2 mA | VIO – 0.4 | V | ||
VOL | Low-level output voltage | ILOAD = –0.2 mA | 0.4 | V | ||
Output pin capacitance | 4 | pF | ||||
POWER SUPPLY REQUIREMENTS | ||||||
IDD | VDD supply current | Active mode, internal reference enabled, gain = 1, DAC code = full scale, outputs unloaded, SPI static | 2.8 | 3.6 | mA | |
Active mode, internal reference disabled, gain = 1, DAC code = full scale, outputs unloaded, SPI static | 2.3 | 3 | ||||
Power-down | 15 | µA | ||||
IIO | VIO supply current | 2 | 3 | µA |