JAJSE78C August 2017 – January 2019 DAC60504 , DAC70504 , DAC80504
PRODUCTION DATA.
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
Reserved | ALM-SEL | ALM-EN | CRC-EN | FSDO | DSDO | REF-PWDWN | |
— | R/W | R/W | R/W | R/W | R/W | R/W | |
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
Reserved | DAC3-PWDWN | DAC2-PWDWN | DAC1-PWDWN | DAC0-PWDWN | |||
— | R/W | R/W | R/W | R/W |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
15:14 | Reserved | — | 00 | Reserved for factory use |
13 | ALM-SEL | R/W | 0 | ALARM select.
0: ALARM pin is CRC-ERROR 1: ALARM pin is REF-ALARM |
12 | ALM-EN | R/W | 0 | Configure SDO/ALARM pin. When 1: SDO/ALARM pin is an active-low, open-drain, alarm pin. An external 10 kΩ pullup resistor to VIO is required. FSDO and DSDO bits are ignored. When 0: SDO/ALARM pin is a serial interface, push-pull, SDO pin |
11 | CRC-EN | R/W | 0 | CRC enable bit. Set to 1 to enable CRC. Set to 0 to disable |
10 | FSDO | R/W | 0 | Fast SDO bit (half-cycle speedup). When 0, SDO updates on an SCLK rising edge. When 1, SDO updates a half-cycle earlier, during an SCLK falling edge. |
9 | DSDO | R/W | 0 | Disable SDO bit. When 1, SDO is always tri-stated. When 0, SDO is driven while CS is low, and tri-stated while CS is high |
8 | REF-PWDWN | R/W | 0 | When set to 1 disables the device internal reference |
7:4 | Reserved | — | 0000 | Reserved for factory use |
3 | DAC3-PWDWN | R/W | 0 | When set to 1 the corresponding DAC is set in power-down mode and its output is connected to GND through a 1 kΩ internal resistor. |
2 | DAC2-PWDWN | R/W | 0 | |
1 | DAC1-PWDWN | R/W | 0 | |
0 | DAC0-PWDWN | R/W | 0 |