JAJSFO9I December   2015  – August 2024 DLPC230-Q1 , DLPC231-Q1

PRODUCTION DATA  

  1.   1
  2. 1 特長
  3. 2 アプリケーション
  4. 3 概要
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1  Absolute Maximum Ratings
    2. 5.2  ESD Ratings
    3. 5.3  Recommended Operating Conditions
    4. 5.4  Thermal Information
    5. 5.5  Electrical Characteristics
    6. 5.6  Electrical Characteristics for Fixed Voltage I/O
    7. 5.7  DMD High-Speed SubLVDS Electrical Characteristics
    8. 5.8  DMD Low-Speed SubLVDS Electrical Characteristics
    9. 5.9  OpenLDI LVDS Electrical Characteristics
    10. 5.10 Power Dissipation Characterisics
    11. 5.11 System Oscillators Timing Requirements
    12. 5.12 Power Supply and Reset Timing Requirements
    13. 5.13 Parallel Interface General Timing Requirements
    14. 5.14 OpenLDI Interface General Timing Requirements
    15. 5.15 Parallel/OpenLDI Interface Frame Timing Requirements
    16. 5.16 Host/Diagnostic Port SPI Interface Timing Requirements
    17. 5.17 Host/Diagnostic Port I2C Interface Timing Requirements
    18. 5.18 Flash Interface Timing Requirements
    19. 5.19 TPS99000-Q1 SPI Interface Timing Requirements
    20. 5.20 TPS99000-Q1 AD3 Interface Timing Requirements
    21. 5.21 DLPC23x-Q1 I2C Port Interface Timing Requirements
    22. 5.22 Chipset Component Usage Specification
  7. 6 Parameter Measurement Information
    1. 6.1 HOST_IRQ Usage Model
    2. 6.2 Input Source
      1. 6.2.1 Supported Input Sources
      2. 6.2.2 Parallel Interface Supported Data Transfer Formats
        1. 6.2.2.1 OpenLDI Interface Supported Data Transfer Formats
          1. 6.2.2.1.1 OpenLDI Interface Bit Mapping Modes
  8. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  Parallel Interface
      2. 7.3.2  OpenLDI Interface
      3. 7.3.3  DMD (SubLVDS) Interface
      4. 7.3.4  Serial Flash Interface
      5. 7.3.5  Serial Flash Programming
      6. 7.3.6  Host Command and Diagnostic Processor Interfaces
      7. 7.3.7  GPIO Supported Functionality
      8. 7.3.8  Built-In Self Test (BIST)
      9. 7.3.9  EEPROMs
      10. 7.3.10 Temperature Sensor
      11. 7.3.11 Debug Support
    4. 7.4 Device Functional Modes
      1. 7.4.1 Standby Mode
      2. 7.4.2 Display Mode
      3. 7.4.3 Calibration Mode
  9. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Head-Up Display
        1. 8.2.1.1 Design Requirements
      2. 8.2.2 Headlight
        1. 8.2.2.1 Design Requirements
        2. 8.2.2.2 Headlight Video Input
    3. 8.3 Power Supply Recommendations
      1. 8.3.1 Power Supply Management
      2. 8.3.2 Hot Plug Usage
      3. 8.3.3 Power Supply Filtering
    4. 8.4 Layout
      1. 8.4.1 Layout Guidelines
        1. 8.4.1.1  PCB Layout Guidelines for Internal ASIC PLL Power
        2. 8.4.1.2  DLPC23x-Q1 Reference Clock
          1. 8.4.1.2.1 Recommended Crystal Oscillator Configuration
        3. 8.4.1.3  DMD Interface Layout Considerations
        4. 8.4.1.4  General PCB Recommendations
        5. 8.4.1.5  General Handling Guidelines for Unused CMOS-Type Pins
        6. 8.4.1.6  Maximum Pin-to-Pin, PCB Interconnects Etch Lengths
        7. 8.4.1.7  Number of Layer Changes
        8. 8.4.1.8  Stubs
        9. 8.4.1.9  Terminations
        10. 8.4.1.10 Routing Vias
        11. 8.4.1.11 Layout Examples
      2. 8.4.2 Thermal Considerations
  10. 9 Device and Documentation Support
    1. 9.1 Device Support
      1. 9.1.1 サード・パーティ製品に関する免責事項
      2. 9.1.2 Device Nomenclature
        1. 9.1.2.1 Device Markings DLPC230-Q1 or DLPC230S-Q1
        2. 9.1.2.2 Device Markings DLPC231-Q1 or DLPC231S-Q1
        3. 9.1.2.3 Video Timing Parameter Definitions
    2. 9.2 Trademarks
    3. 9.3 静電気放電に関する注意事項
    4. 9.4 用語集
  11. 10Revision History
  12. 11Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

5.6 Electrical Characteristics for Fixed Voltage I/O

over operating free-air temperature range (unless otherwise noted)(1)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
VIH High-level input threshold voltage 1.8V LVCMOS (I/O type 3) 0.7 × VCC18IO V
3.3V LVCMOS (I/O type 7) 2.0
3.3V LVCMOS (I/O type 9) 2.0
3.3V LVCMOS (I/O type 11) 2.0
3.3V I2C buffer (I/O type 12) 0.7 × VCC_INTF
3.3V LVCMOS (I/O type 14) 2.0
3.3V LVCMOS (I/O type 16,17) 0.7 × VCC3IO
3.3V LVCMOS (I/O type 19) 2.0
3.3V I2C buffer (I/O type 15) 0.7 × VCC3IO
VIL Low-level input threshold voltage 1.8V LVCMOS (I/O type 3) 0.3 × VCC18IO V
3.3V LVCMOS (I/O type 7) 0.8
3.3V LVCMOS (I/O type 9) 0.8
3.3V LVCMOS (I/O type 11) 0.8
3.3V I2C buffer (I/O type 12) 0.3 × VCC_INTF
3.3V LVCMOS (I/O type 14) 0.8
3.3V LVCMOS (I/O type 16,17) 0.3 × VCC3IO
3.3V LVCMOS (I/O type 19) 0.8
3.3V I2C buffer (I/O type 15) 0.3 × VCC3IO
VOH High-level output voltage 1.8V LVCMOS (I/O type 1,2) IOH = Max rated 0.75 × VCC18IO V
3.3V LVCMOS (I/O type 6) IOH = Max rated 2.4
3.3V LVCMOS (I/O type 8) IOH = Max rated 2.4
3.3V LVCMOS (I/O type 10) IOH = Max rated 2.4
3.3V I2C buffer (I/O type 12) IOH = Max rated N/A
3.3V LVCMOS (I/O type 13) IOH = Max rated 2.4
3.3V I2C buffer (I/O type 15) IOH = Max rated N/A
3.3V LVCMOS (I/O type 20) IOH = Max rated 2.4
VOL Low-level output voltage 1.8V LVCMOS (I/O type 1,2) IOL = Max rated 0.4 V
3.3V LVCMOS (I/O type 6) IOL = Max rated 0.4
3.3V LVCMOS (I/O type 8) IOL = Max rated 0.4
3.3V LVCMOS (I/O type 10) IOL = Max rated 0.4
3.3V I2C buffer (I/O type 12) IOL = Max rated 0.4
3.3V LVCMOS (I/O type 13) IOL = Max rated 0.4
3.3V I2C buffer (I/O type 15) IOL = Max rated 0.4
3.3V LVCMOS (I/O type 20) IOL = Max rated 0.4
IOH High-level output current 1.8V LVCMOS (I/O type 1) 6 mA
1.8V LVCMOS (I/O type 2) 7.2
3.3V LVCMOS (I/O type 6) 6
3.3V LVCMOS (I/O type 8) 6
3.3V LVCMOS (I/O type 10) 6
3.3V I2C buffer (I/O type 12) N/A
3.3V LVCMOS (I/O type 13) 8
3.3V I2C buffer (I/O type 15) N/A
3.3V LVCMOS (I/O type 20) 6
IOL Low-level output current 1.8V LVCMOS (I/O type 1) 6 mA
1.8V LVCMOS (I/O type 2) 7.2
3.3V LVCMOS (I/O type 6) 6
3.3V LVCMOS (I/O type 8) 6
3.3V LVCMOS (I/O type 10) 6
3.3V I2C buffer (I/O type 12) 3
3.3V LVCMOS (I/O type 13) 8
3.3V I2C buffer (I/O type 15) 3
3.3V LVCMOS (I/O type 20) 6
IOZ High-impedance leakage current 1.8V LVCMOS (I/O type 1,2) ±1.0 ±10 µA
3.3V LVCMOS (I/O type 6) ±1.0 ±10
3.3V LVCMOS (I/O type 8) ±1.0 ±10
3.3V LVCMOS (I/O type 10) ±1.0 ±10
3.3V I2C buffer (I/O type 12) ±10
3.3V LVCMOS (I/O type 13) ±1.0 ±10
3.3V LVCMOS (I/O type 16) ±1.0
3.3V I2C buffer (I/O type 15) ±10
3.3V LVCMOS (I/O type 20) ±1.0 ±10
(1) The number inside each parenthesis for the I/O refers to the type defined in Table 4-10.