JAJSF42C April   2018  – December 2020 DLPC3478

PRODUCTION DATA  

  1. 1 特長
  2. 2 アプリケーション
  3. 3 概要
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  Power Electrical Characteristics
    6. 6.6  Pin Electrical Characteristics
    7. 6.7  Internal Pullup and Pulldown Electrical Characteristics
    8. 6.8  DMD Sub-LVDS Interface Electrical Characteristics
    9. 6.9  DMD Low-Speed Interface Electrical Characteristics
    10. 6.10 System Oscillator Timing Requirements
    11. 6.11 Power Supply and Reset Timing Requirements
    12. 6.12 Parallel Interface Frame Timing Requirements
    13. 6.13 Parallel Interface General Timing Requirements
    14. 6.14 BT656 Interface General Timing Requirements
    15. 6.15 Flash Interface Timing Requirements
    16. 6.16 Other Timing Requirements
    17. 6.17 DMD Sub-LVDS Interface Switching Characteristics
    18. 6.18 DMD Parking Switching Characteristics
    19. 6.19 Chipset Component Usage Specification
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1  Input Source
        1. 7.3.1.1 Supported Resolution and Frame Rates
        2. 7.3.1.2 3D Display
        3. 7.3.1.3 Parallel Interface
          1. 7.3.1.3.1 PDATA Bus – Parallel Interface Bit Mapping Modes
      2. 7.3.2  Pattern Display
        1. 7.3.2.1 External Pattern Mode
          1. 7.3.2.1.1 8-bit Monochrome Patterns
          2. 7.3.2.1.2 1-Bit Monochrome Patterns
        2. 7.3.2.2 Internal Pattern Mode
          1. 7.3.2.2.1 Free Running Mode
          2. 7.3.2.2.2 Trigger In Mode
      3. 7.3.3  Device Startup
      4. 7.3.4  SPI Flash
        1. 7.3.4.1 SPI Flash Interface
        2. 7.3.4.2 SPI Flash Programming
      5. 7.3.5  I2C Interface
      6. 7.3.6  Content Adaptive Illumination Control (CAIC)
      7. 7.3.7  Local Area Brightness Boost (LABB)
      8. 7.3.8  3D Glasses Operation
      9. 7.3.9  Test Point Support
      10. 7.3.10 DMD Interface
        1. 7.3.10.1 Sub-LVDS (HS) Interface
    4. 7.4 Device Functional Modes
    5. 7.5 Programming
  8. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Pattern projector for 3D depth scanning
        1. 8.2.1.1 Design Requirements
        2. 8.2.1.2 Detailed Design Procedure
        3. 8.2.1.3 Application Curve
      2. 8.2.2 3D Depth Scanner Using Internal Pattern Streaming Mode
        1. 8.2.2.1 Design Requirements
        2. 8.2.2.2 Detailed Design Procedure
        3. 8.2.2.3 Application Curve
  9. 9 Power Supply Recommendations
    1. 9.1 PLL Design Considerations
    2. 9.2 System Power-Up and Power-Down Sequence
    3. 9.3 Power-Up Initialization Sequence
    4. 9.4 DMD Fast Park Control (PARKZ)
    5. 9.5 Hot Plug I/O Usage
  10. 10Layout
    1. 10.1 Layout Guidelines
      1. 10.1.1 PLL Power Layout
      2. 10.1.2 Reference Clock Layout
        1. 10.1.2.1 Recommended Crystal Oscillator Configuration
      3. 10.1.3 Unused Pins
      4. 10.1.4 DMD Control and Sub-LVDS Signals
      5. 10.1.5 Layer Changes
      6. 10.1.6 Stubs
      7. 10.1.7 Terminations
      8. 10.1.8 Routing Vias
      9. 10.1.9 Thermal Considerations
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Device Support
      1. 11.1.1 Third-Party Products Disclaimer
      2. 11.1.2 Device Nomenclature
        1. 11.1.2.1 Device Markings
      3. 11.1.3 Video Timing Parameter Definitions
    2. 11.2 Documentation Support
      1. 11.2.1 Related Documentation
    3. 11.3 ドキュメントの更新通知を受け取る方法
    4. 11.4 サポート・リソース
    5. 11.5 Trademarks
    6. 11.6 静電気放電に関する注意事項
    7. 11.7 用語集
  12. 12Mechanical, Packaging, and Orderable Information

パッケージ・オプション

メカニカル・データ（パッケージ｜ピン）
サーマルパッド・メカニカル・データ
発注情報

5 Pin Configuration and Functions

GUID-83D1CD71-C8D6-4A5E-B56A-2B405AFB64C9-low.gif Figure 5-1 ZEZ Package201-Pin NFBGABottom View
GUID-6CB82F6E-DB04-45E7-87F9-B1CD8E39FD54-low.gif
Table 5-1 Test Pins and General Control
PIN I/O TYPE(4) DESCRIPTION
NAME NO.
HWTEST_EN C10 I 6 Manufacturing test enable signal. Connect this signal directly to ground on the PCB for normal operation.
PARKZ C13 I 6 DMD fast park control (active low Input with a hysteresis buffer). This signal is used to quickly park the DMD when loss of power is imminent. The longest lifetime of the DMD may not be achieved with the fast park operation; therefore, this signal is intended to only be asserted when a normal park operation is unable to be completed. The PARKZ signal is typically provided from the DLPAxxxx interrupt output signal.
JTAGTCK P12 I 6 TI internal use. Leave this pin unconnected.
JTAGTDI P13 I 6 TI internal use. Leave this pin unconnected.
JTAGTDO1 N13(1) O 1 TI internal use. Leave this pin unconnected.
JTAGTDO2 N12(1) O 1 TI internal use. Leave this pin unconnected.
JTAGTMS1 M13 I 6 TI internal use. Leave this pin unconnected.
JTAGTMS2 N11 I 6 TI internal use. Leave this pin unconnected.
JTAGTRSTZ P11 I 6 TI internal use.
This pin must be tied to ground, through an external resistor for normal operation. Failure to tie this pin low during normal operation can cause start up and initialization problems.(2)
RESETZ C11 I 6 Power-on reset (active low input with a hysteresis buffer). Self-configuration starts when a low-to-high transition is detected on RESETZ. All controller power and clocks must be stable before this reset is de-asserted. No signals are in their active state while RESETZ is asserted. This pin is typically connected to the RESETZ pin of the DLPA200x or RESET_Z of the DLPA300X.
TSTPT_0 R12 I/O 1 Test pins (includes weak internal pulldown). Pins are tri-stated while RESETZ is asserted low. Sampled as an input test mode selection control approximately 1.5 µs after de-assertion of RESETZ, and then driven as outputs.(2)(3)

Normal use: reserved for test output. Leave open for normal use.
Note: An external pullup may put the DLPC34xx in a test mode. See Section 7.3.9 for more information.
TSTPT_1 R13 I/O 1
TSTPT_2 R14 I/O 1
TSTPT_3 R15 I/O 1
TSTPT_4 P14 I/O 1 Test pin 4 (Includes weak internal pulldown) – tri-stated while RESETZ is asserted low. Sampled as an input test mode selection control approximately 1.5 μs after de-assertion of RESETZ and then driven as an output. Reserved for TRIG_OUT_1 signal (Output).
TSTPT_5 P15 I/O 1 Test pins (includes weak internal pulldown). Pins are tri-stated while RESETZ is asserted low. Sampled as an input test mode selection control approximately 1.5 µs after de-assertion of RESETZ, and then driven as outputs.(2)(3)

Normal use: reserved for test output. Leave open for normal use.
Note: An external pullup may put the DLPC34xx in a test mode. See Section 7.3.9 for more information.
TSTPT_6 N14 I/O 1
TSTPT_7 N15 I/O 1
(1) If the application design does not require an external pullup, and there is no external logic that can overcome the weak internal pulldown resistor, then this I/O pin can be left open or unconnected for normal operation. If the application design does not require an external pullup, but there is external logic that might overcome the weak internal pulldown resistor, then an external pulldown is recommended to ensure a logic low.
(2) External resistor must have a value of 8 kΩ or less to compensate for pins that provide internal pullup or pulldown resistors.
(3) If the application design does not require an external pullup and there is no external logic that can overcome the weak internal pulldown, then the TSTPT I/O can be left open (unconnected) for normal operation. If operation does not call for an external pullup, but there is external logic that might overcome the weak internal pulldown resistor, then an external pulldown resistor is recommended to ensure a logic low.
(4) See Table 5-10 for type definitions.
Table 5-2 Parallel Port Input
PIN(1)(2) I/O Type(4) DESCRIPTION
NAME NO. PARALLEL RGB MODE BT656 INTERFACE MODE
PCLK P3 I 11 Pixel clock Pixel clock
PDM_CVS_TE N4 I/O 5 Parallel data mask. Programable polarity with default of active high. Optional signal. Unused
VSYNC_WE P1 I 11 Vsync(3) Unused
HSYNC_CS N5 I 11 Hsync(3) Unused
DATAEN_CMD P2 I 11 Data valid Unused
(TYPICAL RGB 888)
PDATA_0
PDATA_1
PDATA_2
PDATA_3
PDATA_4
PDATA_5
PDATA_6
PDATA_7		 K2
K1
L2
L1
M2
M1
N2
N1		 I 11 Blue (bit weight 1)
Blue (bit weight 2)
Blue (bit weight 4)
Blue (bit weight 8)
Blue (bit weight 16)
Blue (bit weight 32)
Blue (bit weight 64)
Blue (bit weight 128)		 BT656_Data (0)
BT656_Data (1)
BT656_Data (2)
BT656_Data (3)
BT656_Data (4)
BT656_Data (5)
BT656_Data (6)
BT656_Data (7)
(TYPICAL RGB 888)
PDATA_8
PDATA_9
PDATA_10
PDATA_11
PDATA_12
PDATA_13
PDATA_14
PDATA_15		 R1
R2
R3
P4
R4
P5
R5
P6		 I 11 Green (bit weight 1)
Green (bit weight 2)
Green (bit weight 4)
Green (bit weight 8)
Green (bit weight 16)
Green (bit weight 32)
Green (bit weight 64)
Green (bit weight 128)		 Unused
(TYPICAL RGB 888)
PDATA_16
PDATA_17
PDATA_18
PDATA_19
PDATA_20
PDATA_21
PDATA_22
PDATA_23		 R6
P7
R7
P8
R8
P9
R9
P10		 I 11 Red (bit weight 1)
Red (bit weight 2)
Red (bit weight 4)
Red (bit weight 8)
Red (bit weight 16)
Red (bit weight 32)
Red (bit weight 64)
Red (bit weight 128)		 Unused
3DR N6 I 11 Light Control
  • External input trigger signal for Internal Pattern mode (input)
3D reference
  • For 3D applications: left or right 3D reference (left = 1, right = 0). To be provided by the host. Must transition in the middle of each frame (no closer than 1 ms to the active edge of VSYNC)
  • If a 3D application is not used, pull this input low through an external resistor.
(1) PDATA(23:0) bus mapping depends on pixel format and source mode. See later sections for details.
(2) Connect unused inputs to ground or pulldown to ground through an external resistor (8 kΩ or less).
(3) VSYNC and HSYNC polarity can be adjusted by software.
(4) See Table 5-10 for type definitions.
Table 5-3 DSI Input Data and Clock
PIN I/O Type(1) DESCRIPTION
NAME NO.
DCLKN
DCLKP		 E2
E1		 --- --- unused; Leave unconnected and floating.
DD0N
DD0P
DD1N
DD1P
DD2N
DD2P
DD3N
DD3P		 G2
G1
F2
F1
D2
D1
C2
C1		 --- --- unused; Leave unconnected and floating.
RREF F3 — --- Leave this pin unconnected and floating.
(1) See Table 5-10 for type definitions.
Table 5-4 DMD Reset and Bias Control
PIN I/O TYPE(1) DESCRIPTION
NAME NO.
DMD_DEN_ARSTZ B1 O 2 DMD driver enable (active high). DMD reset (active low). When corresponding I/O power is supplied, the controller drives this signal low after the DMD is parked and before power is removed from the DMD. If the 1.8-V power to the DLPC34xx is independent of the 1.8-V power to the DMD, then TI recommends including a weak, external pulldown resistor to hold the signal low in case DLPC34xx power is inactive while DMD power is applied.
DMD_LS_CLK A1 O 3 DMD, low speed (LS) interface clock
DMD_LS_WDATA A2 O 3 DMD, low speed (LS) serial write data
DMD_LS_RDATA B2 I 6 DMD, low speed (LS) serial read data
(1) See Table 5-10 for type definitions.
Table 5-5 DMD Sub-LVDS Interface
PIN I/O TYPE(1) DESCRIPTION
NAME NO.
DMD_HS_CLK_P
DMD_HS_CLK_N		 A7
B7		 O 4 DMD high speed (HS) interface clock
DMD_HS_WDATA_H_P
DMD_HS_WDATA_H_N
DMD_HS_WDATA_G_P
DMD_HS_WDATA_G_N
DMD_HS_WDATA_F_P
DMD_HS_WDATA_F_N
DMD_HS_WDATA_E_P
DMD_HS_WDATA_E_N
DMD_HS_WDATA_D_P
DMD_HS_WDATA_D_N
DMD_HS_WDATA_C_P
DMD_HS_WDATA_C_N
DMD_HS_WDATA_B_P
DMD_HS_WDATA_B_N
DMD_HS_WDATA_A_P
DMD_HS_WDATA_A_N		 A3
B3
A4
B4
A5
B5
A6
B6
A8
B8
A9
B9
A10
B10
A11
B11		 O 4 DMD sub-LVDS high speed (HS) interface write data lanes. The true numbering and application of the DMD_HS_WDATA pins depend on the software configuration. See Table 7-10.
(1) See Table 5-10 for type definitions.
Table 5-6 Peripheral Interface(1)
PIN(1) I/O TYPE(3) DESCRIPTION
NAME NO.
CMP_OUT A12 I 6 Successive approximation ADC (analog-to-digital converter) comparator output (DLPC34xx Input). To implement, use a successive approximation ADC with a thermistor feeding one input of the external comparator and the DLPC34xx controller GPIO_10 (RC_CHARGE) pin driving the other side of the comparator. It is recommended to use the DLPAxxxx to achieve this function. CMP_OUT must be pulled-down to ground if this function is not used. (hysteresis buffer)
CMP_PWM A15 O 1 TI internal use. Leave this pin unconnected.
HOST_IRQ(2) N8 O 9 Host interrupt (output)
HOST_IRQ indicates when the DLPC34xx auto-initialization is in progress and most importantly when it completes.
This pin is tri-stated during reset. An external pullup must be included on this signal.
IIC0_SCL(4) N10 I/O 7 I2C slave (port 0) SCL (bidirectional, open-drain signal with input hysteresis): This pin requires an external pullup resistor. The slave I2C I/Os are 3.6-V tolerant (high-voltage-input tolerant) and are powered by VCC_INTF (which can be 1.8, 2.5, or 3.3 V). External I2C pullups must be connected to a host supply with an equal or higher supply voltage, up to a maximum of 3.6 V (a lower pullup supply voltage does not typically satisfy the VIH specification of the slave I2C input buffers).
IIC1_SCL R11 I/O 8 TI internal use. TI recommends an external pullup resistor.
IIC0_SDA(4) N9 I/O 7 I2C slave (port 0) SDA. (bidirectional, open-drain signal with input hysteresis): This pin requires an external pullup resistor. The slave I2C port is the control port of controller. The slave I2C I/O pins are 3.6-V tolerant (high-volt-input tolerant) and are powered by VCC_INTF (which can be 1.8, 2.5, or 3.3 V). External I2C pullups must be connected to a host supply with an equal or higher supply voltage, up to a maximum of 3.6 V (a lower pullup supply voltage does not typically satisfy the VIH specification of the slave I2C input buffers).
IIC1_SDA R10 I/O 8 TI internal use. TI recommends an external pullup resistor.
LED_SEL_0 B15 O 1 LED enable select. Automatically controlled by the DLPC34xx programmable DMD sequence
LED_SEL(1:0)
00
01
10
11		 Enabled LED
None
Red
Green
Blue
LED_SEL_1 B14 O 1 The controller drives these signals low when RESETZ is asserted and the corresponding I/O power is supplied. The controller continues to drive these signals low throughout the auto-initialization process. A weak, external pulldown resistor is recommended to ensure that the LEDs are disabled when I/O power is not applied.
SPI0_CLK A13 O 13 SPI (Serial Peripheral Interface) port 0, clock. This pin is typically connected to the flash memory clock.
SPI0_CSZ0 A14 O 13 SPI port 0, chip select 0 (active low output). This pin is typically connected to the flash memory chip select.
TI recommends an external pullup resistor to avoid floating inputs to the external SPI device during controller reset assertion.
SPI0_CSZ1 C12 O 13 SPI port 0, chip select 1 (active low output). This pin typically remains unused.
TI recommends an external pullup resistor to avoid floating inputs to the external SPI device during controller reset assertion.
SPI0_DIN B12 I 12 Synchronous serial port 0, receive data in. This pin is typically connected to the flash memory data out.
SPI0_DOUT B13 O 13 Synchronous serial port 0, transmit data out. This pin is typically connected to the flash memory data in.
(1) External pullup resistor must be 8 kΩ or less.
(2) For more information about usage, see Section 7.3.3.
(3) See Table 5-10 for type definitions.
(4) When VCC_INTF is powered and VDD is not powered, the controller may drive the IIC0_xxx pins low which prevents communication on this I2C bus. Do not power up the VCC_INTF pin before powering up the VDD pin for any system that has additional slave devices on this bus.
Table 5-7 GPIO Peripheral Interface (1)
PIN(1) I/O TYPE(3) DESCRIPTION(2)
NAME NO.
GPIO_19 M15 I/O 1 General purpose I/O 19 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.
GPIO_18 M14 I/O 1 General purpose I/O 18 (hysteresis buffer). Options:
  1. Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.
  2. MTR_SENSE, Motor Sense (Input): For focus motor control applications, this GPIO must be configured as an input to the DLPC34xx and supplied from the focus motor position sensor.
GPIO_17 L15 I/O 1 General purpose I/O 17 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.
GPIO_16 L14 I/O 1 General purpose I/O 16 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.
GPIO_15 K15 I/O 1 General purpose I/O 15 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.
GPIO_14 K14 I/O 1 General purpose I/O 14 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.
GPIO_13 J15 I/O 1 General purpose I/O 13 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.
GPIO_12 J14 I/O 1 General purpose I/O 12 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.
GPIO_11 H15 I/O 1 General purpose I/O 11 (hysteresis buffer). Options:
  1. Thermistor power enable (output). Turns on the power to the thermistor when it is used and enabled.
  2. Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.
GPIO_10 H14 I/O 1 General Purpose I/O 10 (hysteresis buffer). Options:
  1. RC_CHARGE (output): Intended to feed the RC charge circuit of the thermistor interface.
  2. Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.
GPIO_09 G15 I/O 1 General purpose I/O 09 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.
GPIO_08 G14 I/O 1 General purpose I/O 08 (hysteresis buffer). Normal mirror parking request (active low): To be driven by the PROJ_ON output of the host. A logic low on this signal causes the DLPC34xx to PARK the DMD, but it does not power down the DMD (the DLPAxxxx does that instead). The minimum high time is 200 ms. The minimum low time is 200 ms.
GPIO_07 F15 I/O 1 General purpose I/O 07 (hysteresis buffer). Options:
  1. Light Control: Reserved for TRIG_OUT_2 signal (Output).
  2. Optional GPIO. Should be configured as a logic zero GPIO output and left unconnected if not used (otherwise it will require an external pullup or pulldown to avoid a floating GPIO input).
GPIO_06 F14 I/O 1 General purpose I/O 06 (hysteresis buffer). Option:
  1. Light Control: Reserved for pattern ready signal (Output). Applicable in Internal Pattern Streaming Mode only.
  2. Optional GPIO. Should be configured as a logic zero GPIO output and left unconnected if not used (otherwise it will require an external pullup or pulldown to avoid a floating GPIO input).
GPIO_05 E15 I/O 1 General purpose I/O 05 (hysteresis buffer). Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.
GPIO_04 E14 I/O 1 General purpose I/O 04 (hysteresis buffer). Options:
  1. 3D glasses control (output): Controls the shutters on 3D glasses (Left = 1, Right = 0).
  2. SPI1_CSZ1 (active-low output): Optional SPI1 chip select 1 signal. Requires an external pullup resistor to deactivate this signal during reset and auto-initialization processes.
  3. Optional GPIO. If unused TI recommends this pin be configured as a logic zero GPIO output and left unconnected. Otherwise this pin requires an external pullup or pulldown to avoid a floating GPIO input.
GPIO_03 D15 I/O 1 General purpose I/O 03 (hysteresis buffer). SPI1_CSZ0 (active low output): SPI1 chip select 0 signal. This pin is typically connected to the DLPAxxxx SPI_CSZ pin. Requires an external pullup resistor to deactivate this signal during reset and auto-initialization processes.
GPIO_02 D14 I/O 1 General purpose I/O 02 (hysteresis buffer). SPI1_DOUT (output): SPI1 data output signal. This pin is typicallyconnected to the DLPAxxxx SPI_DIN pin.
GPIO_01 C15 I/O 1 General purpose I/O 01 (hysteresis buffer). SPI1_CLK (output): SPI1 clock signal. This pin is typically connected to the DLPAxxxx SPI_CLK pin.
GPIO_00 C14 I/O 1 General purpose I/O 00 (hysteresis buffer). SPI1_DIN (input): SPI1 data input signal. This pin is typically connected to the DLPAxxxx SPI_DOUT pin.
(1) GPIO pins must be configured through software for input, output, bidirectional, or open-drain operation. Some GPIO pins have one or more alternative use modes, which are also software configurable. An external pullup resistor is required for each signal configured as open-drain.
(2) General purpose I/O for the DLPC3478 controller. These GPIO pins are software configurable.
(3) See Table 5-10 for type definitions.
Table 5-8 Clock and PLL Support
PIN I/O TYPE(1) DESCRIPTION
NAME NO.
PLL_REFCLK_I H1 I 11 Reference clock crystal input. If an external oscillator is used instead of a crystal, use this pin as the oscillator input.
PLL_REFCLK_O J1 O 5 Reference clock crystal return. If an external oscillator is used instead of a crystal, leave this pin unconnected (floating with no added capacitive load).
(1) See Table 5-10 for type definitions.
Table 5-9 Power and Ground
PIN I/O TYPE DESCRIPTION
NAME NO.
VDD C5, D5, D7, D12, J4, J12, K3, L4, L12, M6, M9, D9, D13, F13, H13, L13, M10, D3, E3 — PWR Core 1.1-V power (main 1.1 V)
VDDLP12 C3 — --- Unused. It is recommended to externally tie this pin to VDD.
VSS C4, D6, D8, D10, E4, E13, F4, G4, G12, H4, H12, J3, J13, K4, K12, L3, M4, M5, M8, M12, G13, C6, C8, F6, F7, F8, F9, F10, G6, G7, G8, G9, G10, H6, H7, H8, H9, H10, J6, J7, J8, J9, J10, K6, K7, K8, K9, K10 — GND Core ground (eDRAM, DSI, I/O ground, thermal ground)
VCC18 C7, C9, D4, E12, F12, K13, M11 — PWR All 1.8-V I/O power:
(1.8-V power supply for all I/O pins except the host or parallel interface and the SPI flash interface. This includes RESETZ, PARKZ, LED_SEL, CMP_OUT, GPIO, IIC1, TSTPT, and JTAG pins)
VCC_INTF M3, M7, N3, N7 — PWR Host or parallel interface I/O power: 1.8 V to 3.3 V (Includes IIC0, PDATA, video syncs, and HOST_IRQ pins)
VCC_FLSH D11 — PWR Flash interface I/O power: 1.8 V to 3.3 V
(Dedicated SPI0 power pin)
VDD_PLLM H2 — PWR MCG PLL (master clock generator phase lock loop) 1.1-V power
VSS_PLLM G3 — RTN MCG PLL return
VDD_PLLD J2 — PWR DCG PLL (DMD clock generator phase lock loop) 1.1-V power
VSS_PLLD H3 — RTN DCG PLL return
Table 5-10 I/O Type Subscript Definition
I/O SUPPLY REFERENCE ESD STRUCTURE
SUBSCRIPT DESCRIPTION
1 1.8-V LVCMOS I/O buffer with 8-mA drive Vcc18 ESD diode to GND and supply rail
2 1.8-V LVCMOS I/O buffer with 4-mA drive Vcc18 ESD diode to GND and supply rail
3 1.8-V LVCMOS I/O buffer with 24-mA drive Vcc18 ESD diode to GND and supply rail
4 1.8-V sub-LVDS output with 4-mA drive Vcc18 ESD diode to GND and supply rail
5 1.8-V, 2.5-V, 3.3-V LVCMOS with 4-mA drive Vcc_INTF ESD diode to GND and supply rail
6 1.8-V LVCMOS input Vcc18 ESD diode to GND and supply rail
7 1.8-V, 2.5-V, 3.3-V I2C with 3-mA drive Vcc_INTF ESD diode to GND and supply rail
8 1.8-V I2C with 3-mA drive Vcc18 ESD diode to GND and supply rail
9 1.8-V, 2.5-V, 3.3-V LVCMOS with 8-mA drive Vcc_INTF ESD diode to GND and supply rail
10 Reserved
11 1.8-V, 2.5-V, 3.3-V LVCMOS input Vcc_INTF ESD diode to GND and supply rail
12 1.8-V, 2.5-V, 3.3-V LVCMOS input Vcc_FLSH ESD diode to GND and supply rail
13 1.8-V, 2.5-V, 3.3-V LVCMOS with 8-mA drive Vcc_FLSH ESD diode to GND and supply rail